Electronic Components Datasheet Search
  English  ▼

X  

HT32F22366 Datasheet(PDF) 48 Page - Holtek Semiconductor Inc

Part # HT32F22366
Description  32-Bit Arm Cortex -M3 Microcontroller, up to 256 KB Flash and 128 KB SRAM
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HOLTEK [Holtek Semiconductor Inc]
Direct Link  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT32F22366 Datasheet(HTML) 48 Page - Holtek Semiconductor Inc

Back Button HT32F22366 Datasheet HTML 44Page - Holtek Semiconductor Inc HT32F22366 Datasheet HTML 45Page - Holtek Semiconductor Inc HT32F22366 Datasheet HTML 46Page - Holtek Semiconductor Inc HT32F22366 Datasheet HTML 47Page - Holtek Semiconductor Inc HT32F22366 Datasheet HTML 48Page - Holtek Semiconductor Inc HT32F22366 Datasheet HTML 49Page - Holtek Semiconductor Inc HT32F22366 Datasheet HTML 50Page - Holtek Semiconductor Inc HT32F22366 Datasheet HTML 51Page - Holtek Semiconductor Inc HT32F22366 Datasheet HTML 52Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 56 page
background image
Rev. 1.00
48 of 56
�ove��e� 0�� �01�
3�-Bit A��® Co�tex®-M3 MCU
HT3�F1�365/HT3�F1�366/HT3�F��366
SDIO Characteristics
Table 25. SDIO Characteristics
Symbol
Parameter
Conditions
Min. Typ. Max. Unit
fSDCK
Clock f�equency in data t�ansfe� �ode
48
MHz
tW(CKL)
Clock low ti�e
fSDCK = 48 MHz
9
ns
tW(CKH)
Clock high ti�e
fSDCK = 48 MHz
10
ns
CMD, Data inputs referenced to SD_CLK in SD default mode
tISU(SD)
Input setup ti�e SD default �ode
fSDCK = �4 MHz
3
ns
tIH(SD)
Input hold ti�e SD default �ode
fSDCK = �4 MHz
0
ns
CMD, Data outputs referenced to SD_CLK in SD default mode
tOV(SD)
Output valid ti�e SD default �ode
fSDCK = �4 MHz
5
ns
tOH(SD)
Output hold ti�e SD default �ode
fSDCK = �4 MHz
ns
CMD, Data inputs referenced to SD_CLK in SD HS mode
tISU(HS)
Input setup ti�e SD HS �ode
fSDCK = 48 MHz
ns
tIH(HS)
Input hold ti�e SD HS �ode
fSDCK = 48 MHz
0.5
ns
CMD, Data outputs referenced to SD_CLK in SD HS mode
tOV(HS)
Output valid ti�e SD HS �ode
fSDCK = 48 MHz
6.5
8
ns
tOH(HS)
Output hold ti�e SD HS �ode
fSDCK = 48 MHz
1.5
ns
�ote: 1. Gua�anteed �y cha�acte�ization �esults� not tested in p�oduction.
�. I/O d�iving cu��ent is set to 16 �A.
3. Capacitive load C = 30 pF� VDD = 3.3 V and a��ient te�pe�atu�e TA = �5 °C.
4. Measu�e�ent points a�e set at CMOS levels = 0.5 VDD.
SD_CLK
CMD & DAT
(Output)
tIH(SD)
tOV(SD)
CMD & DAT
(Input)
tOH(SD)
tISU(SD)
Figure 14. SDIO Default Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com