Electronic Components Datasheet Search
  English  ▼

X  

MAX1121 Datasheet(PDF) 3 Page - Maxim Integrated Products

Part # MAX1121
Description  1.8V, 8-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX1121 Datasheet(HTML) 3 Page - Maxim Integrated Products

  MAX1121 Datasheet HTML 1Page - Maxim Integrated Products MAX1121 Datasheet HTML 2Page - Maxim Integrated Products MAX1121 Datasheet HTML 3Page - Maxim Integrated Products MAX1121 Datasheet HTML 4Page - Maxim Integrated Products MAX1121 Datasheet HTML 5Page - Maxim Integrated Products MAX1121 Datasheet HTML 6Page - Maxim Integrated Products MAX1121 Datasheet HTML 7Page - Maxim Integrated Products MAX1121 Datasheet HTML 8Page - Maxim Integrated Products MAX1121 Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 17 page
background image
1.8V, 8-Bit, 250Msps Analog-to-Digital Converter
with LVDS Outputs for Wideband Applications
_______________________________________________________________________________________
3
ELECTRICAL CHARACTERISTICS (continued)
(AVCC = OVCC = 1.8V, AGND = OGND = 0, fSAMPLE = 250MHz, differential sine-wave clock input drive, 0.1µF capacitor on REFIO,
internal reference, digital output pins differential RL = 100Ω ±1%, CL = 5pF, TA = TMIN to TMAX, unless otherwise noted. ≥25°C guar-
anteed by production test, <25°C guaranteed by design and characterization. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Clock Duty Cycle
Set by clock management circuit
40 to 60
%
Aperture Delay
tAD
350
ps
Aperture Jitter
tAJ
0.2
psRMS
CLOCK INPUTS (CLKP, CLKN)
Differential Clock Input Amplitude
(Note 2)
200
500
mVP-P
Clock Input Common-Mode
Voltage Range
1.25
±0.25
V
Clock Differential Input
Resistance
RCLK
11
±25%
k
Ω
Clock Differential Input
Capacitance
CCLK
5pF
DYNAMIC CHARACTERISTICS (at -0.5dBFS)
fIN = 10MHz, TA ≥ +25°C
47.2
48.9
fIN = 100MHz, TA ≥ +25°C
46.2
48.8
fIN = 180MHz
48.8
Signal-to-Noise Ratio
SNR
fIN = 500MHz
48.7
dB
fIN = 10MHz, TA ≥ +25°C
47.1
48.8
fIN = 100MHz, TA ≥ +25°C
46.1
48.7
fIN = 180MHz
48.7
Signal-to-Noise
and Distortion
SINAD
fIN = 500MHz
48.6
dB
fIN = 10MHz, TA ≥ +25°C60
69
fIN = 100MHz, TA ≥ +25°C59
68
fIN = 180MHz
69.1
Spurious-Free
Dynamic Range
SFDR
fIN = 500MHz
63.8
dBc
fIN = 10MHz
-74.6
fIN = 100MHz
-68.4
fIN = 180MHz
-69.1
Worst Harmonics
(HD2 or HD3)
fIN = 500MHz
-63.8
dBc
IMD100
fIN1 = 99MHz at -7dBFS,
fIN2 = 101MHz at -7dBFS
-70
Two-Tone Intermodulation
Distortion
IMD500
fIN1 = 498.5MHz at -7dBFS,
fIN2 = 502.5MHz at -7dBFS
-56
dBc
LVDS DIGITAL OUTPUTS (D0P/N–D7P/N, DCLKP/N)
Differential Output Voltage
|VOD|
250
400
mV



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com