Electronic Components Datasheet Search
  English  ▼

X  

SMP9410F Datasheet(PDF) 8 Page - List of Unclassifed Manufacturers

Part # SMP9410F
Description  Quad 10-Bit Nonvolatile DACPOT
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

SMP9410F Datasheet(HTML) 8 Page - List of Unclassifed Manufacturers

Back Button SMP9410F Datasheet HTML 4Page - List of Unclassifed Manufacturers SMP9410F Datasheet HTML 5Page - List of Unclassifed Manufacturers SMP9410F Datasheet HTML 6Page - List of Unclassifed Manufacturers SMP9410F Datasheet HTML 7Page - List of Unclassifed Manufacturers SMP9410F Datasheet HTML 8Page - List of Unclassifed Manufacturers SMP9410F Datasheet HTML 9Page - List of Unclassifed Manufacturers SMP9410F Datasheet HTML 10Page - List of Unclassifed Manufacturers SMP9410F Datasheet HTML 11Page - List of Unclassifed Manufacturers SMP9410F Datasheet HTML 12Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 13 page
background image
8
SMP9410
SUMMIT MICROELECTRONICS, Inc.
Preliminary Information
2056 2.0 10/04/02
ACCESSING THE DACS
Data transfers are initiated when a Master issues a Start
condition, which is a high to low transition on SDA while
SCL is high (see Figure 3). The Start is immediately
followed by an eight bit transmission: bits 7 through 1
comprise the device type identifier and device bus address;
bit 0 is the Read/Write bit indicating the action to follow. If
the intended device receives the byte and recognizes its
address it will return an Acknowledge during the 9th clock
cycle. Some data transfers will be concluded with a Stop
condition, which is a low to high transition on SDA while
SCL is high. Note: a Stop condition must be performed for
all nonvolatile Write operations. Timing for all I2C opera-
tions are summarized in Figure 4 and Table 1.
The default device type identifier for addressing DACs is
0101BIN. In order to accommodate more than eight devices
on a single bus the device type identifier can be modified by
the end user by writing to the configuration registers. (See
Table 2). A0, A1 and A2 are the address inputs. When
addressing the nonvolatile or configuration registers,
theaddress inputs distinguish which one of eight possible
devices sharing the common bus is being addressed.
Setting them high or low will determine the device’s bus
address that is contained within the serial bus data stream.
Figure 3. START and STOP Timing
Figure 4. I2C Data/Clock Timing
2056 Fig01
SCL
SDA In
START
Condition
STOP
Condition
tF
tR
tLOW
tHIGH
tHD:STA
tSU:STA
tBUF
tDH
tHD:DAT
tSU:DAT
tSU:STO
SCL
SDA In
SDA Out
tAA
2056 Fig02
Command Structure
The command structure is illustrated in Table 2. Of special
note is the ability to write individually to any of the four
DACs, or to all of them. The first five commands are three
bytes in length and can either be volatile or nonvolatile DAC
writes.
APPLICATIONS INFORMATION (CONTINUED)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com