Electronic Components Datasheet Search
  English  ▼

X  

TLE8250 Datasheet(PDF) 7 Page - Infineon Technologies AG

Part # TLE8250
Description  High Speed CAN Transceiver
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

TLE8250 Datasheet(HTML) 7 Page - Infineon Technologies AG

Back Button TLE8250 Datasheet HTML 3Page - Infineon Technologies AG TLE8250 Datasheet HTML 4Page - Infineon Technologies AG TLE8250 Datasheet HTML 5Page - Infineon Technologies AG TLE8250 Datasheet HTML 6Page - Infineon Technologies AG TLE8250 Datasheet HTML 7Page - Infineon Technologies AG TLE8250 Datasheet HTML 8Page - Infineon Technologies AG TLE8250 Datasheet HTML 9Page - Infineon Technologies AG TLE8250 Datasheet HTML 10Page - Infineon Technologies AG TLE8250 Datasheet HTML 11Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 31 page
background image
Data Sheet
7
Rev. 1.0
2016-07-15
TLE8250
High Speed CAN Transceiver
Functional Description
The is a High-Speed CAN transceiver, operating as an interface between the CAN controller and the physical
bus medium. A HS CAN network is a two wire, differential network which allows data transmission rates for
CAN FD frames up to 2 MBit/s. Characteristic for HS CAN networks are the two signal states on the HS CAN bus:
dominant and recessive (see Figure 3).
VCC and GND are the supply pins for the . The pins CANH and CANL are the interface to the HS CAN bus and
operate in both directions, as an input and as an output. RxD and TxD pins are the interface to the CAN
controller, the TxD pin is an input pin and the RxD pin is an output pin. The NEN and NRM pins are the input
pins for the mode selection (see Figure 4).
By setting the TxD input pin to logical “low” the transmitter of the drives a dominant signal to the CANH and
CANL pins. Setting TxD input to logical “high” turns off the transmitter and the output voltage on CANH and
CANL discharges towards the recessive level. The recessive output voltage is provided by the bus-biasing (see
Figure 1). The output of the transmitter is considered to be dominant, when the voltage difference between
CANH and CANL is at least higher than 1.5 V (VDiff = VCANH - VCANL).
Parallel to the transmitter the normal-mode receiver monitors the signal on the CANH and CANL pins and
indicates it on the RxD output pin. A dominant signal on the CANH and CANL pins sets the RxD output pin to
logical “low”, vice versa a recessive signal sets the RxD output to logical “high”. The normal-mode receiver
considers a voltage difference (VDiff) between CANH and CANL above 0.9 V as dominant and below 0.5 V as
recessive.
To be conform with HS CAN features, like the bit to bit arbitration, the signal on the RxD output has to follow
the signal on the TxD input within a defined loop delay tLoop ≤ 255 ns.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com