Electronic Components Datasheet Search
  English  ▼

X  

ATR2406 Datasheet(PDF) 14 Page - ATMEL Corporation

Part # ATR2406
Description  LOW IF .4 GHZ ISM TRANSCEIVER
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATR2406 Datasheet(HTML) 14 Page - ATMEL Corporation

Back Button ATR2406 Datasheet HTML 10Page - ATMEL Corporation ATR2406 Datasheet HTML 11Page - ATMEL Corporation ATR2406 Datasheet HTML 12Page - ATMEL Corporation ATR2406 Datasheet HTML 13Page - ATMEL Corporation ATR2406 Datasheet HTML 14Page - ATMEL Corporation ATR2406 Datasheet HTML 15Page - ATMEL Corporation ATR2406 Datasheet HTML 16Page - ATMEL Corporation ATR2406 Datasheet HTML 17Page - ATMEL Corporation ATR2406 Datasheet HTML 18Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 20 page
background image
14
ATR2406 [Preliminary]
4779F–ISM–09/04
Received Signal Strength
Indication RSSI
The RSSI is given as an analog voltage at the RSSI pin. A typical plot of the RSSI value
is shown in Figure 6.
Figure 6. Typical RSSI Value versus Input Power
Table 9. Description of the Conditions/States
Conditiion
Description
C1
Power-down
ATR2406 is switched off and the supply current is lower than 1 µA.
C2
Power-up
ATR2406 is powered up by toggling PU_REG and PU_RTX to high.
PU_REG enables the external AUX-Regulator transistor and PU_TRX
enables the internal regulator like VCO_REG (VCO supply voltage
regulator) as well as wakes up the PLL, the VCO, the demodulator,
mixer, etc.
It is necessary to wait at least 40 µs until the different supply voltage
regulators have settled.
C3
Programming
Via the tree-wire-interface the internal register of ATR2406 is programmed.
At TX, this is just the PLL (transmit channel) and the deviation (gaussian
filter).
At RX, this is just the PLL (receive channel) and if the clock recovery is
used also the bits to enable this option. At start of the
three-wire-programming, the enable signal is toggled from high to low to
enable clocking the data into the internal register. When the enable signals
rises again to high, the programmed data is latched. This is the time point
at which the settling of the PLL is starting. It is necessary to wait the
settling time of 350 µs so that the VCO-Frequency is stable.
The reference clock needs to be applied to ATR2406 at minimum the time
when the PLL is in operation - which is the programming state (C3) and the
active slot (C4, C5). Out of the reference clock, several internal signals are
also derived, i.e., the gaussian filter circuitry and TX_DATA sampling.
C4
This is the receive slot where the transmit burst is received and data as
well as recovered clock are available.
C5
This is the active transmit slot. As soon as TX_DATA is applied to
ATR2406, the signal nOLE toggles to low which enables modulation in
open-loop-mode.
0.0
0.5
1.0
1.5
2.0
2.5
-130
-110
-90
-70
-50
-30
-10
10
RF Level (dBm)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com