| Electronic Components Datasheet Search |
|
ISL88731CEVAL2Z Datasheet(PDF) 4 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ISL88731CEVAL2Z Datasheet(HTML) 4 Page - Renesas Technology Corp |
|
4 / 26 page ![]() ISL88731C FN6978 Rev 3.00 Page 4 of 26 June 8, 2011 21 VDDP Linear Regulator Output. VDDP is the output of the 5.2V linear regulator supplied from DCIN. VDDP also directly supplies the LGATE driver and the BOOT strap diode. Bypass with a 1µF ceramic capacitor from VDDP to PGND. Range is 5.0V to 5.23V. 22 DCIN Charger Bias Supply Input. Bypass DCIN with a 0.1µF capacitor to GND. Range 8V to +26V. 23 PHASE High-Side Power MOSFET Driver Source Connection. Connect to the source of the high-side N-Channel MOSFET. Range -2V to +26V. 24 UGATE High-Side Power MOSFET Driver Output. Connect to the high-side N-channel MOSFET gate. Range -2V to +33V. 25 BOOT High-Side Power MOSFET Driver Power-Supply Connection. Connect a 0.1µF capacitor from BOOT-to-PHASE. Range -2V to +33V. 26 VCC Power input for internal analog circuits. Connect a 4.7 resistor from VCC to VDDP and a 1µF ceramic capacitor from VCC to ground. Range 4V to 5.23V. 27 CSSN Input Current-Sense Negative Input. Range 8V to 26V. 28 CSSP Input Current-Sense Positive Input. Range 8V to 26V. PD Connect the backside paddle to GND. This pad has the lowest thermal resistance to the die. It should be connected to a large area of ground with 3 to 5 vias for good thermal performance. The recommended potential of the thermal pad is zero (0) Volts. 1, 5, 7, 14, 16 NC No Connect. Pins are not connected internally. Ordering Information PART NUMBER (Notes 1, 2, 3) PART MARKING TEMP RANGE (°C) PACKAGE (Pb-Free) PKG. DWG. # ISL88731CHRTZ 88731C HRTZ -10 to +100 28 Ld 5x5 TQFN L28.5x5B ISL88731CEVAL2Z Evaluation Board NOTES: 1. Add “-T*” suffix for tape and reel. Please refer to TB347 for details on reel specifications. 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL88731C. For more information on MSL please see tech brief TB363. Functional Pin Descriptions (Continued) PIN NUMBER SYMBOL DESCRIPTION |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |