Electronic Components Datasheet Search
  English  ▼

X  

CS61582 Datasheet(PDF) 26 Page - Cirrus Logic

Part # CS61582
Description  DUAL T1/E1 LINE INTERFACE
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS61582 Datasheet(HTML) 26 Page - Cirrus Logic

Back Button CS61582 Datasheet HTML 22Page - Cirrus Logic CS61582 Datasheet HTML 23Page - Cirrus Logic CS61582 Datasheet HTML 24Page - Cirrus Logic CS61582 Datasheet HTML 25Page - Cirrus Logic CS61582 Datasheet HTML 26Page - Cirrus Logic CS61582 Datasheet HTML 27Page - Cirrus Logic CS61582 Datasheet HTML 28Page - Cirrus Logic CS61582 Datasheet HTML 29Page - Cirrus Logic CS61582 Datasheet HTML 30Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 32 page
background image
APPLICATIONS
Line Interface
Figure A1 illustrates a typical connection diagram
and Table A1 lists the external components that
are required in T1 and E1 applications.
In the transmit line interface circuitry, capacitors
C1 and C2 provide transmitter return loss. The
0.47
µF capacitor in series with the transformer
primary prevents output stage imbalances from
producing a DC current through the transformer
that might saturate the transformer and result in
an output level offset.
In the receive line interface circuitry, resistors R1-
R4 provide receive impedance matching and
receiver return loss. The 0.47
µF capacitor to
ground provides the necessary differential input
voltage reference for the receiver.
Power Supply
As shown in Figure A1, the CS61582 operates
from a 5.0 Volt supply. Separate analog and digi-
tal power supply and ground pins provide internal
isolation. The TGND, RGND, and DGND ground
pins must not be more negative than AGND. It is
recommended that all of the supply pins be con-
AV+ AGND1:2 BGREF
TV+1
TGND1
RV+1 RGND1 DV+ DGND1:3
0.01
µF
TCLK1
TPOS1
TNEG1
RCLK1
RPOS1
RNEG1
TCLK2
TPOS2
TNEG2
RCLK2
RPOS2
RNEG2
Framer
Framer
TTIP1
TRING1
1:1.15
RTIP1
RRING1
TTIP2
TRING2
RTIP2
RRING2
1:1.15
Hardware Control
Power Supply
Clock Generator
Channel 2
Channel 1
transmit
transmit
3
0.1
µF
1
µF
+
0.1
µF
TV+2
TGND2
RV+2
RGND2
22
µF
+
0.1
µF
0.1
µF
0.1
µF
1:1.15
receive
R3
R4
1:1.15
receive
R1
R2
T1
T2
T3
T4
R3
5k
Ω
VCC
0.47
µF
0.47
µF
REFCLK 1XCLK RESET CLKE
RLOOP[1:2]
TAOS[1:2] LLOOP[1:2]
DPM[1:2]
MTIP[1:2] MRING[1:2]
LOS[1:2]
CON[0:2]2
CON[0:2]1
C1
C2
0.47
µF
0.47
µF
2
3
3
2
2
2
22
2
2
Figure A1. Typical Connection Diagram
Data Rate (MHz)
REFCLK Frequency (MHz)
Cable (
Ω)R1-R4 (Ω)
C1-C2 (pF)
1XCLK = 1
1XCLK = 0
1.544
1.544
12.352
100
38.3
220
2.048
2.048
16.384
75
28.7
470
120
45.3
220
Table A1. CS61582 External Components
26
DS224PP1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com