Electronic Components Datasheet Search
  English  ▼

X  

ADAU1977WBCPZ-R7 Datasheet(PDF) 8 Page - Analog Devices

Part # ADAU1977WBCPZ-R7
Description  Quad ADC with Diagnostics
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADAU1977WBCPZ-R7 Datasheet(HTML) 8 Page - Analog Devices

Back Button ADAU1977WBCPZ-R7 Datasheet HTML 4Page - Analog Devices ADAU1977WBCPZ-R7 Datasheet HTML 5Page - Analog Devices ADAU1977WBCPZ-R7 Datasheet HTML 6Page - Analog Devices ADAU1977WBCPZ-R7 Datasheet HTML 7Page - Analog Devices ADAU1977WBCPZ-R7 Datasheet HTML 8Page - Analog Devices ADAU1977WBCPZ-R7 Datasheet HTML 9Page - Analog Devices ADAU1977WBCPZ-R7 Datasheet HTML 10Page - Analog Devices ADAU1977WBCPZ-R7 Datasheet HTML 11Page - Analog Devices ADAU1977WBCPZ-R7 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 68 page
background image
ADAU1977
Data Sheet
Rev. C | Page 8 of 68
TIMING SPECIFICATIONS
Table 6.
Limit at
Parameter
Min
Max
Unit
Description
INPUT MASTER CLOCK (MCLK)
Duty Cycle
40
60
%
MCLKIN duty cycle; MCLKIN at 256 × fS, 384 × fS, 512 × fS, and 768 × fS
fMCLK
See Table 10
MHz
MCLKIN frequency, PLL in MCLK mode
RESET
Reset Pulse
15
ns
RST low
PLL
Lock Time
10
ms
I2C PORT
fSCL
400
kHz
SCL frequency
tSCLH
0.6
µs
SCL high
tSCLL
1.3
µs
SCL low
tSCS
0.6
µs
Setup time; relevant for repeated start condition
tSCH
0.6
µs
Hold time; after this period of time, the first clock pulse is generated
tDS
100
ns
Data setup time
tDH
0
Data hold time
tSCR
300
ns
SCL rise time
tSCF
300
ns
SCL fall time
tSDR
300
ns
SDA rise time
tSDF
300
ns
SDA fall time
tBFT
1.3
µs
Bus-free time; time between stop and start
tSUSTO
0.6
µs
Setup time for stop condition
SPI PORT
tCCPH
35
ns
CCLK high
tCCPL
35
ns
CCLK low
fCCLK
10
MHz
CCLK frequency
tCDS
10
ns
CIN setup to CCLK rising
tCDH
10
ns
CIN hold from CCLK rising
tCLS
10
ns
CLATCH setup to CCLK rising
tCLH
40
ns
CLATCH hold from CCLK rising
tCLPH
10
ns
CLATCH high
tCOE
30
ns
COUT enable from CLATCH falling
tCOD
30
ns
COUT delay from CCLK falling
tCOTS
30
ns
COUT tristate from CLATCH rising
ADC SERIAL PORT
tABH
10
ns
BCLK high, slave mode
tABL
10
ns
BCLK low, slave mode
tALS
10
ns
LRCLK setup to BCLK rising, slave mode
tALH
5
ns
LRCLK hold from BCLK rising, slave mode
tABDD
18
ns
SDATAOUTx delay from BCLK falling



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com