Electronic Components Datasheet Search
  English  ▼

X  

85352 Datasheet(PDF) 4 Page - Integrated Device Technology

Part # 85352
Description  LVPECL Clock Buffer
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

85352 Datasheet(HTML) 4 Page - Integrated Device Technology

  85352 Datasheet HTML 1Page - Integrated Device Technology 85352 Datasheet HTML 2Page - Integrated Device Technology 85352 Datasheet HTML 3Page - Integrated Device Technology 85352 Datasheet HTML 4Page - Integrated Device Technology 85352 Datasheet HTML 5Page - Integrated Device Technology 85352 Datasheet HTML 6Page - Integrated Device Technology 85352 Datasheet HTML 7Page - Integrated Device Technology 85352 Datasheet HTML 8Page - Integrated Device Technology 85352 Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 20 page
background image
4
©2015 Integrated Device Technology, Inc.
Revision C, December 1, 2015
85352 Datasheet
Table 4D. LVPECL DC Characteristics, VCC = 3.3V ± 5%, VCCO = 2.5V to 3.3V ±5%, VEE = 0V, TA = -40°C to 85°C
NOTE 1: Outputs terminated with 50 to VCCO – 2V.
AC Electrical Characteristics
Table 5A. AC Electrical Characteristics, VCC = VCCO = 3.3V ± 5%, VEE = 0V, TA = -40°C to 85°C
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is
mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has
been reached under these conditions.
NOTE: All parameters measured at fMAX unless noted otherwise.
NOTE 1: Measured from the differential input crossing point to the differential output crossing point.
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross
points.
NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature and with equal load
conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
Table 5B. AC Electrical Characteristics, VCC = 3.3V ± 5%, VCCO = 2.5V ± 5%, VEE = 0V, TA = -40°C to 85°C
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is
mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has
been reached under these conditions.
NOTE: All parameters measured at fMAX unless noted otherwise.
NOTE 1: Measured from the differential input crossing point to the differential output crossing point.
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross
points.
NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature and with equal load
conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
VOH
Output High Voltage; NOTE 1
VCCO – 1.4
VCCO – 0.9
V
VOL
Output Low Voltage; NOTE 1
VCCO – 2.0
VCCO – 1.7
V
VSWING
Peak-to-Peak Output Voltage Swing
0.6
1.0
V
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
fMAX
Output Frequency
700
MHz
tPD
Propagation Delay; NOTE 1
1.0
1.5
2.0
ns
tjit
Buffer Additive Phase Jitter, RMS:
refer to additive Phase Jitter Section
156.25MHz
Integration Range: (12kHz – 20MHz)
0.21
ps
tsk(o)
Output Skew; NOTE 2, 3
180
ps
tsk(pp)
Part-to-Part Skew; NOTE 2, 4
750
ps
tR / tF
Output Rise/ Fall Time
20% to 80%
150
700
ps
odc
Output Duty Cycle
ƒ  622MHz
45
55
%
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
fMAX
Output Frequency
700
MHz
tPD
Propagation Delay; NOTE 1
1.0
1.5
2.0
ns
tjit
Buffer Additive Phase Jitter, RMS
156.25MHz
Integration Range: (12kHz – 20MHz)
0.23
ps
tsk(o)
Output Skew; NOTE 2, 3
180
ps
tsk(pp)
Part-to-Part Skew; NOTE 2, 4
750
ps
tR / tF
Output Rise/ Fall Time
20% to 80%
150
700
ps
odc
Output Duty Cycle
ƒ  622MHz
45
55
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com