Electronic Components Datasheet Search
  English  ▼

X  

AD773AJD Datasheet(PDF) 3 Page - Analog Devices

Part # AD773AJD
Description  10-Bit, 20 MSPS Monolithic A/D Converter
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD773AJD Datasheet(HTML) 3 Page - Analog Devices

  AD773AJD Datasheet HTML 1Page - Analog Devices AD773AJD Datasheet HTML 2Page - Analog Devices AD773AJD Datasheet HTML 3Page - Analog Devices AD773AJD Datasheet HTML 4Page - Analog Devices AD773AJD Datasheet HTML 5Page - Analog Devices AD773AJD Datasheet HTML 6Page - Analog Devices AD773AJD Datasheet HTML 7Page - Analog Devices AD773AJD Datasheet HTML 8Page - Analog Devices AD773AJD Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
AD773A
REV. 0
–3–
AC SPECIFICATIONS
AD773AJ
AD773AK
Parameter
Min
Typ
Max
Min
Typ
Max
Units
DYNAMIC PERFORMANCE
1
Signal-to-Noise plus Distortion
(S/N+D) Ratio
fIN = 1 MHz
52
56
54
56
dB
fIN = 10 MHz
50
54
51
54
dB
Effective Number of Bits (ENOB)
fIN = 1 MHz
9.0
9.0
Bits
fIN = 10 MHz
8.7
8.7
Bits
Total Harmonic Distortion (THD)
fIN = 1 MHz
–67
–57
–67
–59
dB
fIN = 10 MHz
–65
–54
–65
–55
dB
Spurious Free Dynamic Range
2
70
70
dB
Full Power Bandwidth
100
100
MHz
Intermodulation Distortion (IMD)
3
Second Order Products
–69
–69
dB
Third Order Products
–64
–64
dB
Differential Phase
0.2
0.2
Degree
Differential Gain
0.5
0.5
%
Transient Response
25
25
ns
Overvoltage Recovery Time
25
25
ns
NOTES
1For typical dynamic performance curves at f
SAMPLE = 20 Msps see Figures 2 through 7.
2f
IN = 1 MHz.
3fa = 1.0 MHz, fb = 1.05 MHz.
Specifications subject to change without notice.
TIMING SPECIFICATIONS
Symbol
Min
Typ
Max
Units
Conversion Rate
20
Msps
Clock Period
tCLK
50
ns
Clock High
tCH
24.5
ns
Clock Low
tCL
24.5
ns
Output Delay
tOD
20
ns
Aperture Delay
7
ns
Aperture Jitter
9
ps
Pipeline Delay (Latency)
4
Clock Cycles
DATA
N
DATA
N+1
VIN
CLOCK
BIT 1–10
MSB, OTR
N
N+1
N
N+1
t
C
tCH
t
CL
t
OD
Figure 1. AD773A Timing Diagram
(TMIN to TMAX with AVDD = +5 V
5%, AVSS = –5 V
5%, DVDD, = +5 V
5%, DRVDD = +5 V
5%,
VREF = +2.500 V unless otherwise noted, fSAMPLE = 20 MSPS, flN amplitude = –0.5 dB)
(for all grades TMIN to TMAX with AVDD = +5 V
5%, AVSS = –5 V
5%, DVDD = +5 V
5%,
DRVDD = +5 V
5%, VREF = +2.500 V unless otherwise noted, fSAMPLE = 20 MSPS)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com