M58WR032FB datasheet(66/86 Pages) STMICROELECTRONICS

66 / 86 page

M58WR032FT, M58WR032FB

66/86

Table 38. Bank and Erase Block Region 1 Information

M58WR032FT (top)

M58WR032FB(bottom)

Description

Offset

Data

Offset

Data

(P+1A)h = 53h

07h

(P+1A)h = 53h

01h

Number of identical banks within Bank Region 1

(P+1B)h = 54h

00h

(P+1B)h = 54h

00h

(P+1C)h = 55h

11h

(P+1C)h = 55h

11h

Number of program or erase operations allowed in Bank

Region 1:

Bits 0-3: Number of simultaneous program operations

Bits 4-7: Number of simultaneous erase operations

(P+1D)h = 56h

00h

(P+1D)h = 56h

00h

Number of program or erase operations allowed in other banks

while a bank in same region is programming

Bits 0-3: Number of simultaneous program operations

Bits 4-7: Number of simultaneous erase operations

(P+1E)h = 57h

00h

(P+1E)h = 57h

00h

Number of program or erase operations allowed in other banks

while a bank in this region is erasing

Bits 0-3: Number of simultaneous program operations

Bits 4-7: Number of simultaneous erase operations

(P+1F)h = 58h

01h

(P+1F)h = 58h

02h

Types of erase block regions in Bank Region 1

n = number of erase block regions with contiguous same-size

erase blocks.

Symmetrically blocked banks have one blocking region.(2)

(P+20)h = 59h

07h

(P+20)h = 59h

07h

Bank Region 1 Erase Block Type 1 Information

Bits 0-15: n+1 = number of identical-sized erase blocks

Bits 16-31: n×256 = number of bytes in erase block region

(P+21)h = 5Ah

00h

(P+21)h = 5Ah

00h

(P+22)h = 5Bh

00h

(P+22)h = 5Bh

20h

(P+23)h = 5Ch

01h

(P+23)h = 5Ch

00h

(P+24)h = 5Dh

64h

(P+24)h = 5Dh

64h

Bank Region 1 (Erase Block Type 1)

Minimum block erase cycles × 1000

(P+25)h = 5Eh

00h

(P+25)h = 5Eh

00h

(P+26)h = 5Fh

01h

(P+26)h = 5Fh

01h

Bank Region 1 (Erase Block Type 1): BIts per cell, internal

ECC

Bits 0-3: bits per cell in erase region

Bit 4: reserved for “internal ECC used”

BIts 5-7: reserved 5Eh 01 5Eh 01

(P+27)h = 60h

03h

(P+27)h = 60h

03h

Bank Region 1 (Erase Block Type 1): Page mode and

synchronous mode capabilities

Bit 0: Page-mode reads permitted

Bit 1: Synchronous reads permitted

Bit 2: Synchronous writes permitted

Bits 3-7: reserved

(P+28)h = 61h

06h

Bank Region 1 Erase Block Type 2 Information

Bits 0-15: n+1 = number of identical-sized erase blocks

Bits 16-31: n×256 = number of bytes in erase block region

(P+29)h = 62h

00h

(P+2A)h = 63h

00h

(P+2B)h = 64h

01h

(P+2C)h = 65h

64h

Bank Region 1 (Erase Block Type 2)

Minimum block erase cycles × 1000

(P+2D)h = 66h

00h

M58WR032FB Datasheet(PDF) 66 Page - STMicroelectronics

M58WR032FB Datasheet(HTML) 66 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Datasheet Download

Link URL