ZL38002 datasheet(3/47 Pages) ZARLINK

3 / 47 page

ZL38002

Data Sheet

Zarlink Semiconductor Inc.

Pin Description

QSOP

Pin #

TQFP

Pin #

Name

Description

143

ENA1

SSI Enable Strobe/ST-BUS & GCI Mode for Rin/Sout (Input). This pin

has dual functions depending on whether SSI or ST-BUS/GCI is selected.

For SSI, this strobe must be present for frame synchronization. This is an

active high channel enable strobe, 8 or 16 data bits wide, enabling serial

PCM data transfer for on Rin/Sout pins. Strobe period is 125 ms. For ST-

BUS or GCI, this pin, in conjunction with the MD1 pin, selects the proper

mode for Rin/Sout pins (see ST-BUS and GCI Operation description).

245

MD1

ST-BUS & GCI Mode for Rin/Sout (Input). When in ST-BUS or GCI

operation, this pin, in conjunction with the ENA1 pin, will select the proper

mode for Rin/Sout pins (see ST-BUS and GCI Operation description).

Connect this pin to Vss in SSI mode.

346

ENA2

SSI Enable Strobe /ST-BUS & GCI Mode for Sin/Rout (Input). This pin

has dual functions depending on whether SSI or ST-BUS/GCI is selected.

For SSI, this is an active high channel enable strobe, 8 or 16 data bits wide,

enabling serial PCM data transfer on Sin/Rout pins. Strobe period is

125 ms. For ST-BUS/GCI, this pin, in conjunction with the MD2 pin, selects

the proper mode for Sin/Rout pins (see ST-BUS and GCI Operation

description).

447

MD2

ST-BUS & GCI Mode for Sin/Rout (Input). When in ST-BUS or GCI

operation, this pin in conjunction with the ENA2 pin, selects the proper

mode for Sin/Rout pins (see ST-BUS and GCI Operation description).

Connect this pin to Vss in SSI mode.

548

Rin

Receive PCM Signal Input (Input). 128 kbps to 4096 kbps serial PCM

input stream. Data may be in either companded or 2’s complement linear

format. This is the Receive Input channel from the line (or network) side.

Data bits are clocked in following SSI, GCI or ST-BUS timing requirements.

Sin

Send PCM Signal Input (Input). 128 kbps to 4096 kbps serial PCM input

stream. Data may be in either companded or 2’s complement linear format.

This is the Send Input channel (from the microphone). Data bits are

clocked in following SSI, GCI or ST-BUS timing requirements.

Internal Connection (Input). Must be tied to Vss.

MCLK

Master Clock (Input). Nominal 20 MHz Master Clock input (can be

asynchronous relative to 8 KHz frame signal.) Tie together with MCLK2.

9,10,11

6, 7, 8

Internal Connection (Input). Must be tied to Vss.

LAW

µ Law Select (Input). When low, selects µ−Law companded PCM.

When high, selects A-Law companded PCM. This control is for both serial

pcm ports.

FORMAT ITU-T/Sign Mag (Input). When low, selects sign-magnitude PCM code.

When high, selects ITU-T (G.711) PCM code. This control is for both serial

pcm ports.

RESET

Reset / Power-down (Input). An active low resets the device and puts the

ZL38002 into a low-power stand-by mode.

SCLK

Serial Port Synchronous Clock (Input). Data clock for the serial

microport interface.

ZL38002 Datasheet(PDF) 3 Page - Zarlink Semiconductor Inc

ZL38002 Datasheet(HTML) 3 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

Datasheet Download

Link URL