Electronic Components Datasheet Search
  English  ▼

X  

STV0974 Datasheet(PDF) 52 Page - STMicroelectronics

Part # STV0974
Description  Mobile Imaging DSP
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STV0974 Datasheet(HTML) 52 Page - STMicroelectronics

Back Button STV0974 Datasheet HTML 48Page - STMicroelectronics STV0974 Datasheet HTML 49Page - STMicroelectronics STV0974 Datasheet HTML 50Page - STMicroelectronics STV0974 Datasheet HTML 51Page - STMicroelectronics STV0974 Datasheet HTML 52Page - STMicroelectronics STV0974 Datasheet HTML 53Page - STMicroelectronics STV0974 Datasheet HTML 54Page - STMicroelectronics STV0974 Datasheet HTML 55Page - STMicroelectronics STV0974 Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 69 page
background image
52/61
STV0974
Functional description
4.9.3.4 Firmware patching
The STV0974 has some firmware patching capabilities addressable through I2C and
microprocessor interfaces through control registers firmware patch code downloads. Up to 15
different patches can be downloaded within a limit of 512 bytes of RAM.
The patch space starts from address 0x8600.
Patch structure:
“disable all patches”
“set address to patch”
“set offset of patch in memory”
“write patch in memory (starting from address 0x8600 + patch memory offset)”
“enable all patches”
The state in which to download the patch depends on the nature of the patch, most likely either idle
or sleep mode. Please contact ST support for patch delivery and recommendations for ideal use.
4.10
Additional features
There are a number of additional features which are supported by the STV0974, however
implementation of these features is not supported by this datasheet. Please contact the ST support
team for support of these features if you have a specific requirement.
The polarity of the HSYNC and VSYNC signal can be programmed. However, these are non-
standard settings.
The transmitted byte order of the RGB and YUV is programmable.
The viewfinder color matrix can be programmed to match the characteristics of a local LCD
display.
Table 36 : Patch control registers
Name
Index
R/W
Format
default
Description
Patch enable
0x84BF
W
RRRR.RRDD
bit [1:0] = 01 patch enabled
bit [7:2] = 10 patch disabled
Patch address
0x8480
Ox8481
W
RRRR.RRRR
RRRR.RRRR
bit [15:0] = Reserved
Patch address delivered by ST
Patch memory
offset
0x84A0
0x84A1
W
1DDD.DDDD
DDDD.DDDD
bit [15] = 1
bit [14:0] = Patch memory offset



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com