STV0974 datasheet(26/69 Pages) STMICROELECTRONICS

26 / 69 page

26/61

STV0974

Functional description

FIFO Count Register (FCNT)

FCNT is a read-only 16-bit register, returning the current number of bytes available in the FIFO.

4.5.5

Image transfer operation

Interrupt controlled transfer

The STV0974 generates interrupts by asserting the IRQ signal. The host interrupt handler performs

the following operations:

1 Read the status register SR to determine if the STV0974 is the interrupting device (IRQ bit) and

detect the active interrupt sources.

2 Acknowledge pending interrupts by writing ICLR.

3 Service the interrupt source(s), i.e. for example:

MCI: read micro-core status and error registers (camera control channel).

SOF: trigger frame synchronous task.

FF: empty the FIFO by reading 16-byte blocks (camera image data channel).

RDY: read DR for a pending read, write next AR (low-level byte transfer).

4 Interrupts can be disabled through IMASK.

DMA controlled transfer

The STV0974 supports DMA operation for image data transfer: the DRQ output signal is used to

trigger a DMA burst read transfer from peripheral to memory. A full image transfer under DMA

executes as follows:

1 The STV0974 is initialized: DMA burst size, FIFO is cleared.

2 DRQ is asserted when the image FIFO threshold is reached or exceeded.

3 The DMA controller starts performing the burst read transfer consisting of 8, 16 or 32 byte reads.

Table 20: FIFO Count Register

Bits

Name

Type

Description

[15:0]

FCNT

Number of bytes available in the image data FIFO.

Figure 12: Full image transfer under DMA

12n

IRQ

FIFO

Read

DRQ

(POL = 0)

FIFO level

threshold

Frame

STV0974 Datasheet(PDF) 26 Page - STMicroelectronics

STV0974 Datasheet(HTML) 26 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

Datasheet Download

Link URL