Electronic Components Datasheet Search
  English  ▼

X  

ADP3418 Datasheet(PDF) 3 Page - Analog Devices

Part # ADP3418
Description  Dual Bootstrapped 12 V MOSFET Driver with Output Disable
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADP3418 Datasheet(HTML) 3 Page - Analog Devices

  ADP3418 Datasheet HTML 1Page - Analog Devices ADP3418 Datasheet HTML 2Page - Analog Devices ADP3418 Datasheet HTML 3Page - Analog Devices ADP3418 Datasheet HTML 4Page - Analog Devices ADP3418 Datasheet HTML 5Page - Analog Devices ADP3418 Datasheet HTML 6Page - Analog Devices ADP3418 Datasheet HTML 7Page - Analog Devices ADP3418 Datasheet HTML 8Page - Analog Devices ADP3418 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
ADP3418
Rev. B | Page 3 of 16
SPECIFICATIONS1
VCC = 12 V, BST = 4 V to 26 V, TA = 0°C to 85°C, unless otherwise noted.
Table 1.
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
SUPPLY
Supply Voltage Range
VCC
4.15
13.2
V
Supply Current
ISYS
BST = 12 V, IN = 0 V
3
6
mA
OD INPUT
Input Voltage High
2.6
V
Input Voltage Low
0.8
V
Input Current
–1
+1
µA
Propagation Delay Time
tpdhOD
See Figure 3
25
40
ns
tpdlOD
See Figure 3
20
40
ns
PWM INPUT
Input Voltage High
3.0
V
Input Voltage Low
0.8
V
Input Current
–1
+1
µA
HIGH-SIDE DRIVER
Output Resistance, Sourcing Current
VBST − VSW = 12 V
1.8
3.0
Output Resistance, Sinking Current
VBST − VSW = 12 V
1.0
2.5
Transition Times
trDRVH
See Figure 4, VBST − VSW = 12 V,
CLOAD = 3 nF
35
45
ns
tfDRVH
See Figure 4, VBST − VSW = 12 V,
CLOAD = 3 nF
20
30
ns
Propagation Delay2
tpdhDRVH
See Figure 4, VBST − VSW = 12 V
40
65
ns
tpdlDRVH
VBST − VSW = 12 V
20
35
ns
LOW-SIDE DRIVER
Output Resistance, Sourcing Current
1.8
3.0
Output Resistance, Sinking Current
1.0
2.5
Transition Times
trDRVL
See Figure 4, CLOAD = 3 nF
25
35
ns
tfDRVL
See Figure 4, CLOAD = 3 nF
21
30
ns
Propagation Delay
2
tpdhDRVL
See Figure 4
30
60
ns
tpdlDRVL
See Figure 4
10
20
ns
Timeout Delay
SW = 5 V
240
ns
SW = PGND
90
120
ns
1 All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC).
2 For propagation delays, tpdh refers to the specified signal going high, and tpdl refers to it going low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com