Electronic Components Datasheet Search
  English  ▼

X  

AD1837AASZ Datasheet(PDF) 22 Page - Analog Devices

Part # AD1837AASZ
Description  2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD1837AASZ Datasheet(HTML) 22 Page - Analog Devices

Back Button AD1837AASZ Datasheet HTML 16Page - Analog Devices AD1837AASZ Datasheet HTML 17Page - Analog Devices AD1837AASZ Datasheet HTML 18Page - Analog Devices AD1837AASZ Datasheet HTML 19Page - Analog Devices AD1837AASZ Datasheet HTML 20Page - Analog Devices AD1837AASZ Datasheet HTML 21Page - Analog Devices AD1837AASZ Datasheet HTML 22Page - Analog Devices AD1837AASZ Datasheet HTML 23Page - Analog Devices AD1837AASZ Datasheet HTML 24Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 22 / 24 page
background image
REV. A
AD1837A
–22–
CASCADE MODE
Dual AD1837A Cascade
The AD1837A can be cascaded to an additional AD1837A,
which, in addition to six external stereo ADCs, can be used to
create a 32-channel audio system with 16 inputs and 16 outputs.
The cascade is designed to connect to a SHARC DSP and operates
in a time division multiplexing (TDM) format. Figure 14 shows
the connection diagram for cascade operation. The digital inter-
face for both parts must be set to operate in Auxiliary 512 mode
by programming ADC Control Register 2. AD1837A No. 1 is
set as a master device by connecting the
M/S pin to DGND and
AD1837A No.2 is set as a slave device by connecting the
M/S to
ODVDD. Both devices should be run from the same MCLK
and
PD/RST signals to ensure that they are synchronized.
With Device 1 set as a master, it will generate the frame-sync
and bit clock signals. These signals are sent to the SHARC and
Device 2 ensuring that both know when to send and receive data.
The cascade can be thought of as two 256-bit shift registers, one
for each device. At the beginning of a sample interval, the shift
registers contain the ADC results from the previous sample
interval. The first shift register (Device 1) clocks data into the
SHARC and also clocks in data from the second shift register
(Device 2). While this is happening, the SHARC is sending
DAC data to the second shift register. By the end of the sample
interval, all 512 bits of ADC data in the shift registers will have
been clocked into the SHARC and been replaced by DAC data,
which is subsequently written to the DACs. Figure 15 shows the
timing diagram for the cascade operation.
AUX ADC
(SLAVE)
ALRCLK
ABCLK
ASDATA
DSDATA
ALRCLK
ABCLK
ASDATA
DSDATA
AD1837A NO. 1
(MASTER)
AD1837A NO. 2
(SLAVE)
SHARC
(SLAVE)
AUX ADC
(SLAVE)
AUX ADC
(SLAVE)
AUX ADC
(SLAVE)
AUX ADC
(SLAVE)
AUX ADC
(SLAVE)
DRx
RFSx
RCLKx
TCLKx
DTx
TFSx
Figure 14. AD1837A Cascade
AD1837A NO. 1 DACs
L1
L2
L3
L4
R1
R2
R3
R4
AD1837A NO. 2 DACs
L1
L2
L3
L4
R1
R2
R3
R4
TFSx/
RFSx
DTx
AD1837A NO. 1 ADCs
L1
L2
L3
L4
R1
R2
R3
R4
AD1837A NO. 2 ADCs
L1
L2
L3
L4
R1
R2
R3
R4
DRx
256 ABCLKs
256 ABCLKs
MSB
MSB – 1
LSB
32 ABCLKs
ABCLK
DTx
MSB
LSB
DRx
DON’T CARE
MSB – 1
Figure 15. AD1837A Cascade Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com