Electronic Components Datasheet Search
  English  ▼

X  

MSM80C49 Datasheet(PDF) 17 Page - OKI electronic componets

Part # MSM80C49
Description  CMOS 8-Bit Microcontroller
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OKI [OKI electronic componets]
Direct Link  http://www.oki.com
Logo OKI - OKI electronic componets

MSM80C49 Datasheet(HTML) 17 Page - OKI electronic componets

Back Button MSM80C49 Datasheet HTML 12Page - OKI electronic componets MSM80C49 Datasheet HTML 13Page - OKI electronic componets MSM80C49 Datasheet HTML 14Page - OKI electronic componets MSM80C49 Datasheet HTML 15Page - OKI electronic componets MSM80C49 Datasheet HTML 16Page - OKI electronic componets MSM80C49 Datasheet HTML 17Page - OKI electronic componets MSM80C49 Datasheet HTML 18Page - OKI electronic componets MSM80C49 Datasheet HTML 19Page - OKI electronic componets MSM80C49 Datasheet HTML 20Page - OKI electronic componets  
Zoom Inzoom in Zoom Outzoom out
 17 / 20 page
background image
17/20
¡ Semiconductor
MSM80C48/49/50, MSM80C35/39/40
4.2 Cancellation of software power-down mode
The power-down mode status outlined above in examples 1 to 6 can be cancelled by using
either the interrupt pin or the RESET pin.
(1) Use of the INT pin during external interrupt enable mode (i.e. following execution of
EN I instruction).
m
The clock generator is activated and the CPU is started up when a "0" level is
applied to the INT pin. If this "0" level is maintained until the occurrence of at least
2 ALE output signals, an external interrupt is generated, and execution proceeds
from address 3. If, however, the power-down is entered during the interrupt
processing routine, execution resumes just after the power-down instruction.
(2) Use of the INT pin during external interrupt disable mode (i.e. following execution of
DIS I instruction or hardware reset)
m
The clock generator is activated and the CPU is started up when a "0" level is
applied to the INT pin. When "0" level is maintained until the occurrence of at least
2 ALE output signals, execution is resumed just after the power-down instruction.
(3) Use of the RESET pin
m
The clock generator is activated and the CPU started up when a "0" level is applied
to the RESET pin. If this "0" level is maintained until the occurrence of at least 2 ALE
output signals, the CPU is reset and execution proceeds from address 0. In case
cancellation is done in oscillation stop mode, the "0" level must be input to the
RESET pin until oscillation is stabilized.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com