Mixed Signal Integration Corporation reserves the right to change any product or specification without notice at any time.

Mixed

Signal Integration products are not designed or authorized for use in life support systems.

Mixed Signal Integration assumes no

responsibility for errors in this document.

FIPS-140 Level 4+ Security Supervisor

Data Sheet

5/2011

©

© 2

20

01

11

1 M

Miixxeedd SSiiggnnaall IInntteeggrraattiioonn

3

3

W

Weebb SSiittee ““w

ww

ww

w..m

miixx-ssiigg..ccoom

m””

M

MR

R

R

RC

C

RESET

PPO

OW

WEER

R FFA

AIILLU

UR

REE IIN

N

V

V D

DD

D SSW

WIITTC

CH

H

TTO

O C

CO

ON

NTTR

RO

OLLLLEER

R

LID CONTACT SWITCH

V

VB

BG

G

-PPO

OW

WEER

R FFA

AIILLU

UR

REE O

OU

UTT

IIN

NPPU

UTT 1

1

++

-

B

BA

ATTTTEER

RY

Y LLO

OW

W O

OU

UTT

IIN

NPPU

UTT 2

2

TTO

O C

CO

ON

NTTR

RO

OLLLLEER

R

++

-V

VD

DD

DO

O

IIN

NPPU

UTT 3

3

TO VDD

++ IIN

NPPU

UTT 4

4

SSEEC

CU

UR

RIITTY

Y A

ALLA

AR

RM

M O

OU

UTTPPU

UTT

TTO

O C

CO

ON

NTTR

RO

OLLLLEER

R

TTLLO

OW

W

TTH

HII

V

VD

DD

DII

B

BA

ATTTT

V

VSSSS

TTO

OU

UTT

M

MSSFFIIPPSS

B

Baatttteerryy

Principle of Operation

The MSFIPS integrated circuit with 4 physical

tamper switch inputs are ideal for either normally

open or normally closed switches.

With these

switches attempts to open the system, or remove

socketed components are detected.

Attempts to heat a box, to remove potting mate-

rial, or to cause RAM R/W errors, are detected

by the temperature sensor.

If the unit is unplugged from its power source,

the switch to battery power is detected.

When

the battery voltage is too low, a signal is provid-

ed for action to be taken

Attempts at glitching the reset signal or overvolt-

age are detected by the reset voltage timing

compare with the VDDO voltage and a delay. If

attempts to override the system firmware by

applying an overvoltage to VDD are detected,

action to protect the internal code can be taken.

VDDO for the controller can switch up to 0.2 A..

Figure 2 - System Block Diagram