Electronic Components Datasheet Search
  English  ▼

X  

SC8211 Datasheet(PDF) 3 Page - SHENZHEN FUMAN ELECTRONICS CO., LTD.

Part # SC8211
Description  16 Bit Digital to Analog Converter
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FUMAN [SHENZHEN FUMAN ELECTRONICS CO., LTD.]
Direct Link  http://www.superchip.cn
Logo FUMAN - SHENZHEN FUMAN ELECTRONICS CO., LTD.

SC8211 Datasheet(HTML) 3 Page - SHENZHEN FUMAN ELECTRONICS CO., LTD.

  SC8211 Datasheet HTML 1Page - SHENZHEN FUMAN ELECTRONICS CO., LTD. SC8211 Datasheet HTML 2Page - SHENZHEN FUMAN ELECTRONICS CO., LTD. SC8211 Datasheet HTML 3Page - SHENZHEN FUMAN ELECTRONICS CO., LTD. SC8211 Datasheet HTML 4Page - SHENZHEN FUMAN ELECTRONICS CO., LTD. SC8211 Datasheet HTML 5Page - SHENZHEN FUMAN ELECTRONICS CO., LTD. SC8211 Datasheet HTML 6Page - SHENZHEN FUMAN ELECTRONICS CO., LTD. SC8211 Datasheet HTML 7Page - SHENZHEN FUMAN ELECTRONICS CO., LTD. SC8211 Datasheet HTML 8Page - SHENZHEN FUMAN ELECTRONICS CO., LTD. SC8211 Datasheet HTML 9Page - SHENZHEN FUMAN ELECTRONICS CO., LTD.  
Zoom Inzoom in Zoom Outzoom out
 3 / 9 page
background image
深圳市富满电子有限公司
SHENZHEN FUMAN ELECTRONICS CO., LTD.
SC8211(文件编号:S&CIC0452)
16 Bit Digital to Analog Converter
第 3 页 共 9 页
FUNCTION DESCRIPTION
The serial bus input data format of SC8211 is Japanese or called LSBJ (Least significant bit justified) format.
Each valid DIN data will be shifted to the input register in the rising edge of the BCK, only the first 16 bit data
(from MSB) is valid if the input data length is more than 16 bit, other data bit will be truncated. The clock
frequency of the BCK could run up to 20MHz and supported to 8X over-sampling in 48KHz WS clock rate. Both
left and right data words are time multiplexed. Please refer to the diagrams for timing and input signal formats.
1
2
3
4
5
6
A
B
C
D
6
5
4
3
2
1
D
C
B
A
Title
Num ber
Revision
Size
B
Date:
14-Feb-2006
Sheet
of
File:
E:\规格书\规格图\规格图-0\ZBO\SC8211.ddb Drawn By :
WS
BCK
DIN
RIGHTCH
LEFTCH
LSB
Figure 1.Japanese Input Signal Format
MSB
LSB
WS
BCK
DIN
Figure 2. Timing and Input Signal Formats
The DIN data must be the 2’s complementary format and the MSB (Most significant bit) must be the first.
When the word select (WS) clock in the Low level, the DIN data will be shifted to the right input register. Likewise,
the DIN data will be shifted to the left input register when WS clock in the high level. The buffered DIN data then
feeding to the DAC after both input register are all settled down, this can eliminated the phase shift happened
between two channel output. DAC output is generated by a 16 bit R-2R resistor ladder network. This signal is
driven to the Right/ Left Channel (RCH/LCH) via the buffer operational amplifier.
ABSOLUTE MAXIMUM RATINGS
Parameter
Symbol
Rating
Unit
Power supply voltage
VDD
-0.3~7.0
V
Input voltage
VI
-0.3~VDD+0.3
V
Operating temperature
Topr
-40~+85
℃
Storage temperature
Tstg
-65~+150
℃



Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com