 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AM5728 Datasheet(PDF) 230 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM5728 Datasheet(HTML) 230 Page - Texas Instruments |
|
|
230 / 415 page  Copyright © 2015–2019, Texas Instruments Incorporated Timing Requirements and Switching Characteristics Submit Documentation Feedback Product Folder Links: AM5729 AM5728 AM5726 230 AM5729, AM5728, AM5726 SPRS953F – DECEMBER 2015 – REVISED MAY 2019 www.ti.com Table 7-11. Manual Functions Mapping for VIP2 4A IOSET3 (continued) BALL BALL NAME VIP2_4A_IOSET3_MANUAL1 VIP2_4A_IOSET3_MANUAL2 CFG REGISTER MUXMODE A_DELAY (ps) G_DELAY (ps) A_DELAY (ps) G_DELAY (ps) 8 J11 mcasp1_axr3 2267 691 2573 696 CFG_MCASP1_AXR3_IN vin4a_d3 E12 mcasp1_axr4 2089 813 2441 773 CFG_MCASP1_AXR4_IN vin4a_d4 F13 mcasp1_axr5 2061 858 2430 799 CFG_MCASP1_AXR5_IN vin4a_d5 C12 mcasp1_axr6 2151 595 2539 480 CFG_MCASP1_AXR6_IN vin4a_d6 D12 mcasp1_axr7 2112 931 2421 932 CFG_MCASP1_AXR7_IN vin4a_d7 J14 mcasp1_fsr 1714 323 2248 44 CFG_MCASP1_FSR_IN vin4a_d1 E15 mcasp2_aclkr 1462 76 1795 0 CFG_MCASP2_ACLKR_IN vin4a_d8 B15 mcasp2_axr0 1578 833 2113 554 CFG_MCASP2_AXR0_IN vin4a_d10 A15 mcasp2_axr1 1785 396 2279 212 CFG_MCASP2_AXR1_IN vin4a_d11 D15 mcasp2_axr4 1765 485 2299 206 CFG_MCASP2_AXR4_IN vin4a_d12 B16 mcasp2_axr5 1644 509 2179 230 CFG_MCASP2_AXR5_IN vin4a_d13 B17 mcasp2_axr6 1098 0 1354 0 CFG_MCASP2_AXR6_IN vin4a_d14 A17 mcasp2_axr7 1242 521 1777 243 CFG_MCASP2_AXR7_IN vin4a_d15 A20 mcasp2_fsr 1328 130 1713 0 CFG_MCASP2_FSR_IN vin4a_d9 C18 mcasp4_aclkx 1033 0 1166 0 CFG_MCASP4_ACLKX_IN vin4a_d16 G16 mcasp4_axr0 2147 358 2529 221 CFG_MCASP4_AXR0_IN vin4a_d18 D17 mcasp4_axr1 2140 676 2482 645 CFG_MCASP4_AXR1_IN vin4a_d19 A21 mcasp4_fsx 2140 339 2554 165 CFG_MCASP4_FSX_IN vin4a_d17 AA3 mcasp5_aclkx 2846 2620 3059 2547 CFG_MCASP5_ACLKX_IN vin4a_d20 AB3 mcasp5_axr0 2880 3301 3040 3417 CFG_MCASP5_AXR0_IN vin4a_d22 AA4 mcasp5_axr1 2851 3586 3042 3593 CFG_MCASP5_AXR1_IN vin4a_d23 AB9 mcasp5_fsx 2847 2856 3031 2890 CFG_MCASP5_FSX_IN vin4a_d21 B26 xref_clk2 0 0 0 0 CFG_XREF_CLK2_IN vin4a_clk0 C23 xref_clk3 927 0 1183 0 CFG_XREF_CLK3_IN vin4a_de0 Manual IO Timings Modes must be used to ensure some IO timings for VIP2. See Table 7-2 Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 7-12 Manual Functions Mapping for VIP2 4B for a definition of the Manual modes. Table 7-12 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
