AM5728 datasheet(259/415 Pages) TI1

259 / 415 page

GPMC_FCLK

gpmc_clk

gpmc_csi

gpmc_a[

:1]

gpmc_ben0

gpmc_be 1

gpmc_

_ale

advn

gpmc_oen_ren

gpmc_ d[15:0]

gpmc_waitj

DIR

Address 0

Address 1

Valid

Data Upper

OUT

FA9

FA10

FA3

FA9

FA3

FA13

FA1

FA4

FA12

FA10

FA0

FA16

FA0

FA10

FA5

FA14

FA15

FA14

FA15

GPMC_08

259

AM5729, AM5728, AM5726

www.ti.com

SPRS953F – DECEMBER 2015 – REVISED MAY 2019

Submit Documentation Feedback

Product Folder Links: AM5729 AM5728 AM5726

Timing Requirements and Switching Characteristics

Figure 7-14. GPMC / NOR Flash - Asynchronous Read - 32-bit Timing(1)(2)(3)

(1) In gpmc_csi, i = 0 to 7. In gpmc_waitj, j = 0 to 1.

(2) FA5 parameter illustrates amount of time required to internally sample input Data. It is expressed in number of GPMC functional clock

cycles. From start of read cycle and after FA5 functional clock cycles, input Data will be internally sampled by active functional clock

edge. FA5 value should be stored inside AccessTime register bits field.

(3) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

(4) The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal

direction on the GPMC data bus.

AM5728 Datasheet(PDF) 259 Page - Texas Instruments

AM5728 Datasheet(HTML) 259 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL