2 / 48 page
CY7C9689
2
CY7C9689 TAXI HOTLink Transceiver Logic Block Diagram
INA
INB
OUTB
OUTA
Routing Matrix
A/B
Serial Shifter
Bit Clock
BIST LFSR
4B/5B, 5B/6B Encoder
MUX
MUX
Transmit
FIFO
Input Register
TXDATA/TXCMD
Transmit
Control
Transmit
PLL Clock
Multiplier
TXCLK
REFCLK
Output Register
Flags
MODE
Output Register
Receive
Clock/Data
Recovery
Bit Clock
Deserializer
Framer
Clock
Divider
BIST LFSR
4B/5B, 5B/6B Decoder
MUX
Receive
FIFO
MUX
Receive
Control
RXDATA/RXCMD
RXCLK
Flags
Mode
RX
STATUS
TX
STATUS
CARDET
Signal
Validation
13
TX STATUS
TXEMPTY
TXHALF
TXFULL
3
RXSTATUS
LFI
RXEMPTY
RXHALF
RXFULL
4
13
Mode
Control
CONTROL
8
10
CONTROL
CE
TXEN
RXEN
TXHALT
TXRST
RXRST
RFEN
TXBISTEN
RXBISTEN
MODE
RANGESEL
SPDSEL
State
Machine
State
Machine
RXMODE[1:0]
CURSETB
CURSETA
DLB
RESET
FIFOBYP
EXTFIFO
BYTE8/10
TEST
ENCBYP
Pipeline Register
Pipeline Register
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
