| Electronic Components Datasheet Search |
|
STR720 Datasheet(PDF) 56 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720 Datasheet(HTML) 56 Page - STMicroelectronics |
|
56 / 401 page ![]() STR720 - ENHANCED INTERRUPT CONTROLLER (EIC) 56/401 7.4 Register Description Reading from the “Reserved” field in any register will return ‘0’ as result. Attempt to write in the same field has no effect. Interrupt Control Register (ICR) Address Offset: 00h Reset value: 0000 0000h Bit 31:2 = Reserved. Bit 1= FIQ_EN: Global FIQ output ENable bit This bit enables FIQ output request to the CPU. 1: Enhanced Interrupt Controller FIQ output request to CPU is enabled 0: Enhanced Interrupt Controller FIQ output request to CPU is disabled, even if the EIC logic has detected valid and enabled fast interrupt requests at its inputs Bit 0 = IRQ_EN: Global IRQ output ENable bit This bit enables IRQ output request to the CPU. 1: Enhanced Interrupt Controller IRQ output request to CPU is enabled 0: Enhanced Interrupt Controller IRQ output request to CPU is disabled, even if the EIC logic has detected valid and enabled interrupt requests at its inputs The ICR register is an enable register at the EIC IRQ/FIQ outputs level: it has no influence on the EIC internal logic behaviour. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved - 15 14 13 12 11 10 9 8 765432 1 0 reserved FIQ_EN IRQ_EN -rw rw 1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |