| Electronic Components Datasheet Search |
|
CS4364 Datasheet(PDF) 3 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS4364 Datasheet(HTML) 3 Page - Cirrus Logic |
|
3 / 50 page ![]() DS619A1 3 CS4364 5.3 PCM Control (address 03h) ........................................................................................................... 34 5.3.1 Digital Interface Format (DIF)............................................................................................... 34 5.3.2 Functional Mode (FM) .......................................................................................................... 35 5.4 DSD Control (address 04h) ........................................................................................................... 35 5.4.1 DSD Mode Digital Interface Format (DSD_DIF) .................................................................. 35 5.4.2 Direct DSD Conversion (DIR_DSD) ..................................................................................... 35 5.4.3 Static DSD Detect (STATIC_DSD) ...................................................................................... 36 5.4.4 Invalid DSD Detect (INVALID_DSD).................................................................................... 36 5.4.5 DSD Phase Modulation Mode Select (DSD_PM_MODE).................................................... 36 5.4.6 DSD Phase Modulation Mode Enable (DSD_PM_EN) ........................................................ 36 5.5 Filter Control (address 05h) ........................................................................................................... 36 5.5.1 Interpolation Filter Select (FILT_SEL).................................................................................. 36 5.6 Invert Control (address 06h) .......................................................................................................... 37 5.6.1 Invert Signal Polarity (INV_xx) ............................................................................................. 37 5.7 Group Control (address 07h) ......................................................................................................... 37 5.7.1 Mute Pin Control (MUTEC1, MUTEC0) ............................................................................... 37 5.7.2 Channel A Volume = Channel B Volume (Px_A=B)............................................................. 37 5.7.3 Single Volume Control (SNGLVOL) ..................................................................................... 38 5.8 Ramp and Mute (address 08h) ...................................................................................................... 38 5.8.1 Soft Ramp and Zero Cross Control (SZC) ........................................................................... 38 5.8.2 Soft Volume Ramp-Up After Error (RMP_UP) ..................................................................... 38 5.8.3 Soft Ramp-Down Before Filter Mode Change (RMP_DN) ................................................... 39 5.8.4 PCM Auto-Mute (PAMUTE) ................................................................................................. 39 5.8.5 DSD Auto-Mute (DAMUTE) ................................................................................................. 39 5.8.6 MUTE Polarity and DETECT (MUTEP1:0)........................................................................... 39 5.9 Mute Control (address 09h) ........................................................................................................... 40 5.9.1 Mute (MUTE_xx) .................................................................................................................. 40 5.10 Mixing Control (address 0Ah, 0Dh, 10h, 13h).............................................................................. 40 5.10.1 De-Emphasis Control (PX_DEM1:0) .................................................................................. 40 5.11 ATAPI Channel Mixing and Muting (ATAPI) ................................................................................ 41 5.12 Volume Control (address 0Bh, 0Ch, 0Eh, 0Fh, 11h, 12h) ........................................................... 42 5.12.1 Digital Volume Control (xx_VOL7:0) .................................................................................. 42 5.13 PCM Clock Mode (address 16h).................................................................................................. 42 5.13.1 Master Clock Divide by 2 Enable (MCLKDIV) .................................................................... 42 6. FILTER RESPONSE PLOTS ............................................................................................................... 43 7. REFERENCES...................................................................................................................................... 47 8. PARAMETER DEFINITIONS................................................................................................................ 47 9. PACKAGE DIMENSIONS .................................................................................................................... 48 10. ORDERING INFORMATION .............................................................................................................. 49 11. REVISION HISTORY ......................................................................................................................... 49 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |