CS42436 datasheet(64/66 Pages) CIRRUS

64 / 66 page

DS647PP2

15 REVISION HISTORY

Revision

Date

Changes

July 2004

Initial Release

October 2004

Corrected

I²C Address in section 5.7.2 on page 38.

Corrected

Chip I.D. in section 7.2.1 on page 43.

PP1

January 2005

Initial Preliminary Product (PP) Release

subject to legal notice below.

Added

pin numbers to “Typical Connection Diagram (Software Mode)” on

page 11 and “Typical Connection Diagram (Hardware Mode)” on page 12.

Changed

ADC Double-Speed Mode parameters. See Note 2 on page 13 and

Note 18 on page 22.

Added

ADC3 MUX Interchannel Isolation characteristic in section “Character-

istics and Specifications” beginning on page 13.

Changed

ADC Passband Ripple maximum specifications for SSM, DSM &

QSM in section “Characteristics and Specifications” beginning on page 13.

Changed

DAC Frequency Response specifications for SSM, DSM & QSM in

section “Characteristics and Specifications” beginning on page 13.

Removed

ADC Quad-Speed Mode feature. See Note 19 on page 22.

Added

section “De-Emphasis Filter” on page 33.

Corrected

section “TDM” on page 34.

Changed

AIN1-6 Volume Control range from (+12 dB to -115.5 dB) to (+24 dB

to -64 dB) in register “AINx Volume Control (AINx_VOL[7:0])” on page 50.

Removed

the register “Status Control (address 18h)”. See “CLOCK ERROR

(CLK Error)” on page 51 and “ADC Overflow (ADCX_OVFL)” on page 51 for

the Active Mode setting.

PP2

February 2005

Corrected

Figures 21-23.

Added

section “Ordering Information” on page 63.

Table 10. Revision History

CS42436 Datasheet(PDF) 64 Page - Cirrus Logic

CS42436 Datasheet(HTML) 64 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Datasheet Download

Link URL