Electronic Components Datasheet Search
  English  ▼

X  

UCD8220PWPR Datasheet(PDF) 19 Page - Texas Instruments

Part # UCD8220PWPR
Description  DIGITALLY MANAGED PUSH-PULL ANALOG PWM CONTROLLERS
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

UCD8220PWPR Datasheet(HTML) 19 Page - Texas Instruments

Back Button UCD8220PWPR Datasheet HTML 15Page - Texas Instruments UCD8220PWPR Datasheet HTML 16Page - Texas Instruments UCD8220PWPR Datasheet HTML 17Page - Texas Instruments UCD8220PWPR Datasheet HTML 18Page - Texas Instruments UCD8220PWPR Datasheet HTML 19Page - Texas Instruments UCD8220PWPR Datasheet HTML 20Page - Texas Instruments UCD8220PWPR Datasheet HTML 21Page - Texas Instruments UCD8220PWPR Datasheet HTML 22Page - Texas Instruments UCD8220PWPR Datasheet HTML 23Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 32 page
background image
www.ti.com
OUT
RAMP*
CTRL
CLF
CLK
UVLO and
REF OK*
* - Internal signals
PWM*
Start up
Steady State
Current Limit
CS
UCD8220, UCD8620
SLUS652B – MARCH 2005 – REVISED SEPTEMBER 2005
Figure 39. UCD8220 and UCD8620 Timing and Circuit Operation Diagram
to switch. The JFET remains off provided the outputs
JFET Operation (UCD8620 Only)
are switching and the VDD voltage stays above 7.5
The UCD8620 digitally managed push-pull analog
V. If the VDD voltage drops below 7.5 V while the
PWM Controller contains a 110-V start-up JFET to
outputs are switching, the outputs are immediately
simplify the start-up and standby power requirements
disabled, and the JFET is switched back on. It then
for systems with digital controllers. The JFET circuit
attempts to charge the VDD voltage back up to 13 V.
has two operating modes. When the VDD voltage is
Once the VDD voltage reaches 13 V, the outputs are
less than 5 V, the circuit is limited to 5 mA of source
enabled again and allowed to switch. If the CLK input
current into VDD. The VDD reaches 5 V, the circuit
is not switched by the digital controller, then the VDD
switches into temperature protection mode and pro-
voltage decays to 12 V, and the JFET turns on again.
vides 10 mA until the temperature of the die exceeds
This charges the VDD capacitor back to 13 V where
145
°C. Figure 40 shows the operation of the JET
the cycle repeats until the input voltage drops to a
circuitry
during
various
operating
conditions.
At
point where the VDD voltage can no longer be
start-up, the JFET is on and charges up the VDD
maintained. Figure 41 shows the graph of available
capacitor. Once the VDD voltage reaches its UVLO of
source current as a function of input and VDD
13 V, the JFET turns off and the outputs are allowed
voltage.
19



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com