| Electronic Components Datasheet Search |
|
XRT7250 Datasheet(PDF) 218 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT7250 Datasheet(HTML) 218 Page - Exar Corporation |
|
218 / 463 page ![]() áç áç áç áç DS3/E3 FRAMER IC XRT7250 REV. 1.1.1 199 2. Compute the even-parity over all bits, within a given outbound DS3 frame, and insert this value into the “P” bits within the very next outbound DS3 frame. 3. Transmit this resulting DS3 data stream to the remote terminal equipment. Processing at the Sink Terminal The Sink Terminal Equipment (located at the opposite edge of the wide-area-network, from the Source Ter- minal Equipment) will receive and terminate this DS3 data stream. As the Sink Terminal Equipment re- ceives this DS3 data stream it will also do the follow- ing. 1. Compute and verify the “P”-bits within each inbound DS3 frame. 2. Compute and verify the “CP” bits within each inbound DS3 frame. 4.3.3 The Receive HDLC Controller Block The Receive DS3 HDLC Controller block can be used to receive either bit-oriented signaling (BOS) or mes- sage-oriented signaling (MOS) type data link mes- sages. The Receive DS3 HDLC Controller block can also be configured to receive both types of message from the remote terminal equipment. Both BOS and MOS types of HDLC message pro- cessing are discussed in detail below. 4.3.3.1 Bit-Oriented Signaling (or FEAC) Pro- cessing via the Receive DS3 HDLC Controller. The Receive DS3 HDLC Controller block consists of two major sub-blocks • The Receive FEAC Processor • The LAPD Receiver This section describes how to operate the Receive FEAC Processor. If the Receive DS3 Framer block is operating in the C- bit Parity Framing format, then the FEAC bit-field within the DS3 Frame can be used to receive FEAC (Far End Alarm and Control) messages (See Figure 84). Each FEAC code word is actually six bits in length. However, this six bit FEAC Code word is encapsulated with 10 framing bits to form a 16 bit message of the form: Where, [d5, d4, d3, d2, d1, d0] is the FEAC Code word. The rightmost bit of the 16-bit data structure (e.g., a 1) will be received first. Since each DS3 Frame contains only 1 FEAC bit-field, 16 DS3 Frames are required to transmit the 16 bit FEAC code mes- sage. The six bits, labeled “d5” through “d0” can rep- resent 64 distinct messages, of which 43 have been defined in the standards. The Receive FEAC Processor frames and validates the incoming FEAC data from the remote Transmit FEAC Processor via the received FEAC channel. Ad- ditionally, the Receive FEAC Processor will write the Received FEAC code words into an 8 bit Rx-FEAC register. Framing is performed by looking for two 0s spaced 6 bits apart preceded by 8 1s. The Receive DS3 HDLC Controller contains two registers that sup- port FEAC Message Reception. • Rx DS3 FEAC Register (Address = 0x16) • Rx DS3 FEAC Interrupt Enable/Status Register (Address = 0x17) The Receive FEAC Processor generates an interrupt upon validation and removal of the incoming FEAC Code words. Operation of the Receive DS3 FEAC Processor The Receive FEAC Processor will validate or remove FEAC code words that it receives from the remote Transmit FEAC Processor. The FEAC Code Valida- tion and Removal functions are described below. FEAC Code Validation When the remote terminal equipment wishes to send a FEAC message to the Local Receive FEAC Proces- sor, it (the remote terminal equipment) will transmit this 16 bit message, repeatedly for a total of 10 times. The Receive FEAC Processor will frame to this in- coming FEAC Code Message, and will attempt to val- idate this message. Once the Receive FEAC Proces- sor has received the same FEAC code word in at least 8 out of the last 10 received codes, it will vali- date this code word by writing this 6 bit code word in- to the Receive DS3 FEAC Register. The Receive FEAC Processor will then inform the µC/µP of this Receive FEAC validation event by generating a Rx FEAC Valid interrupt and asserting the FEAC Valid and the RxFEAC Valid Interrupt Status Bits in the Rx DS3 Interrupt Enable/Status Register, as depicted below. The Bit Format of the Rx DS3 FEAC Register is presented below. FEAC CODE WORD FRAMING 0 d5 d4 d3 d2 d1 d0 0111111 11 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |