Electronic Components Datasheet Search
  English  ▼

X  

XRT7250 Datasheet(PDF) 424 Page - Exar Corporation

Part # XRT7250
Description  DS3/E3 FRAMER IC
PDF  463 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT7250 Datasheet(HTML) 424 Page - Exar Corporation

Back Button XRT7250 Datasheet HTML 420Page - Exar Corporation XRT7250 Datasheet HTML 421Page - Exar Corporation XRT7250 Datasheet HTML 422Page - Exar Corporation XRT7250 Datasheet HTML 423Page - Exar Corporation XRT7250 Datasheet HTML 424Page - Exar Corporation XRT7250 Datasheet HTML 425Page - Exar Corporation XRT7250 Datasheet HTML 426Page - Exar Corporation XRT7250 Datasheet HTML 427Page - Exar Corporation XRT7250 Datasheet HTML 428Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 424 / 463 page
background image
áç
áç
áç
áç
XRT7250
DS3/E3 FRAMER IC
REV. 1.1.1
405
the FEBE bit-field set to “1”) that have occurred since
the last read of this register. This register is reset-up-
on-read.
6.3.2.9
Receiving the Trail Trace Buffer Mes-
sages
The XRT7250 Framer IC device contains 16 bytes
worth of Transmit Trail Trace Buffers, and 16 bytes
worth of Receive Trail Trace Buffers, as described be-
low. The role of the Transmit Trail Trace Buffers are
described in Section 5.2.4.2..
The XRT7250 DS3/E3 Framer IC contains 16 Re-
ceive Trail Trace Buffer registers (e.g., RxTTB-0
through RxTTB-15). The purpose of these registers
are to receive and store the incoming Trail Access
Point Identifier from the Remote Transmitting Termi-
nal.
The Local Receiving Terminal will use this information
to verify that it is still receiving data from its intended
transmitter. The specific use of these registers fol-
lows.
For Trail Trace Buffer purposes, the Remote Transmit
E3 Framer block will group 16 consecutive E3 frames
into a Trail Trace Buffer super-frame. When the Re-
mote Transmit E3 Framer is generating the first E3
frame, within a Trail Trace Buffer super-frame, it will
insert the value [1, C6, C5, C4, C3, C2, C1, C0], into
the TR byte-field of this Outbound E3 frame. The re-
maining 15 TR byte-fields (within this Trail Trace Buff-
er super-frame) will consists of ASCII characters that
are required for the E.164 numbering format.
When the Local Receive E3 Framer block receives an
E3 frame, containing a value in the TR byte that has a
“1” in the MSB position, then it (the Receive E3 Fram-
er block) will write this value into the RxTTB-0 Regis-
ter (Address = 0x1C). Once this occurs, the Receive
E3 Framer block will notify the Microprocessor of this
new incoming Trail Trace Buffer message by generat-
ing the Change in Trail Trace Buffer Message inter-
rupt. The Receive E3 Framer block will also set bit 6
(TTB Change Interrupt Status) within the Rx E3
Framer Interrupt Status Register - 2, as depicted be-
low.
The contents of the TR byte-field, in the very next E3
frame will be written into the Rx TTB-1 Register (Ad-
dress = 0x1D), and so on until all 16 bytes have been
received.
NOTES:
1. Anytime the Receive E3 Framer block receives an
E3 frame that contains an octet in the TR byte-field,
with a “1” in the MSB (Most Significant Bit) position,
then the Receive E3 Framer block will (1) write the
contents of the TR byte-field (in this E3 frame) into
the RxTTB-0 Register,
2. It will generate the Change in Trail Trace Buffer
Interrupt. The Receive E3 Framer will do these
things independent of the number of E3 frames that
have been received since the last occurrence of the
Change in Trail Trace Buffer Interrupt. Hence, the
user, when writing data into the Tx TTB registers,
must take care to insure that only the Tx TTB-0 reg-
ister contains an octet with a “1” in the MSB posi-
tion. All remaining Tx TTB registers (e.g., TxTTB-1
through TxTTB-15) must contain octets with a “0” in
the MSB position.
3. The Framer IC will not verify the CRC-7 value that
is written into the Rx TTB-0” register. It is up to the
user’s system hardware and/or software to perform
this verification.
6.3.3
The Receive HDLC Controller Block
The Receive E3 HDLC Controller block can be used
to receive message-oriented signaling (MOS) type
data link messages from the remote terminal equip-
ment.
The MOS types of HDLC message processing is dis-
cussed in detail below.
The Message Oriented Signaling (e.g., LAP-D)
Processing via the Receive DS3 HDLC Controller
block
The LAPD Receiver (within the Receive E3 HDLC
Controller block) allows the user to receive PMDL
messages from the remote terminal equipment, via
RXE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0X15)
BIT 7BIT 6BIT 5BIT 4BIT 3BIT 2BIT 1BIT 0
Not Used
TTB
Change
Interrupt
Status
Not Used
FEBE
Interrupt
Status
FERF
Interrupt
Status
BIP-8
Error Interrupt
Status
Framing
Byte Error
Interrupt
Status
RxPld
Mis
Interrupt
Status
RO
RUR
RO
RUR
RUR
RUR
RUR
RUR
0
0000
000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com