| Electronic Components Datasheet Search |
|
VSC7440 Datasheet(PDF) 421 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
VSC7440 Datasheet(HTML) 421 Page - Microsemi Corporation |
|
421 / 444 page ![]() Pin Descriptions VMDS-10492 VSC7440 Datasheet Revision 4.2 404 7.2.1 DDR SDRAM Interface The following table lists the pins associated with the DDR3/DDR3L SDRAM interface. TD Termination differential Internal differential termination Table 325 • DDR3/DDR3L SDRAM Pins Name I/O Type Level Description DDR_A[15:0] O SSTL SDRAM address outputs. Provide row and column addresses to the SDRAM. DDR_BA[2:0] O SSTL SDRAM bank address outputs. DDR_BA[2:0] define to which bank an ACTIVE, READ, WRITE, or PRECHARGE command is applied. DDR_CK DDR_CKn O DIFF SSTL SDRAM differential clock. Differential clock to external SDRAM. DDR_CK is the true part of the differential signal. DDR_CKn is the complement part. DDR_CKE O SSTL SDRAM clock enable. 0: Disables clock in external SDRAM. 1: Enables clock in external SDRAM. DDR_nCS[1:0] O SSTL SDRAM chip selects. Active low. DDR_DQ[15:0] I/O SSTL SDRAM data bus. DDR_LDM DDR_UDM O SSTL SDRAM data mask outputs. DDR_LDM and DDR_UDM are mask signals for data written to the SDRAM. DDR_LDM corresponds to data on DDR_DQ[7:0], and DDR_UDM corresponds to data on DDR_DQ[15:8]. DDR_LDQS DDR_LDQSn DDR_UDQS DDR_UDQSn I/O DIFF, TD SSTL SDRAM differential data strobes. Bidirectional differential signal that follows data direction. Used by SDRAM to capture data on write operations. Edge-aligned with data from SDRAM during read operations and used by the device to capture data. DDR_LDQS corresponds to data on DDR_DQ[7:0], and DDR_UDQS corresponds to data on DDR_DQ[15:8]. DDR_nRAS DDR_nCAS DDR_nWE O SSTL SDRAM command outputs. DDR_nRAS, DDR_nCAS, and DDR_nWE (along with DDR_nCS) define the command being entered. DDR_ODT O SSTL Control signal for the attached DDR3/DDR3L SDRAM devices on-die termination. DDR_Rext ABIAS Analog External DDR impedance calibration. Connect the pin through an external 240 Ω ±1% resistor to ground. DDR_Vref ABIAS Analog Input reference voltage. Provides the input switching reference voltage to the SSTL DDR signals. Table 324 • Pin Type Symbol Definitions (continued) Symbol Pin Type Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |