| Electronic Components Datasheet Search |
|
LSM9DS1TR Datasheet(PDF) 60 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LSM9DS1TR Datasheet(HTML) 60 Page - STMicroelectronics |
|
60 / 72 page ![]() Accelerometer and gyroscope register description LSM9DS1 60/72 DocID025715 Rev 3 Table 100. INT_GEN_DUR_G register description The DUR_G [6:0] bits set the minimum duration of the interrupt event to be recognized. Duration steps and maximum values depend on the ODR chosen. The WAIT_G bit has the following meaning: ‘0’: the interrupt falls immediately if the signal crosses the selected threshold ‘1’: if the signal crosses the selected threshold, the interrupt falls after a number of samples equal to the value of the duration counter register. For further details refer to Figure 29 and Figure 30. Figure 29. Wait bit disabled WAIT_G Exit from interrupt wait function enable. Default value: 0 (0: wait function off; 1: wait for DUR_G [6:0] samples before exiting interrupt) DUR_G [6:0] Enter/exit interrupt duration value. Default Value: 000 0000 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |