Preliminary Datasheet

LP6288

Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 18 of 24

LP6288

Version 0.1 JAN.-2018

Application Information (Continued)

1. IIC Interface Specification

The LP6288 can easily modify parameters by IIC bus, that slave address is show below:

Slave Address

A6

A5

A4

A3

A2

A1

A0

W/R

0

1

0

0

0

0

Addr

0/1

IIC is a two wire serial interface developed, the bus consists of a clock line(SCL) and a data line(SDA) with

pull-up structures. The LP6288 works as a slave mode, and address can set by Addr pin. The data transfer

protocol is follow IIC-Bus Specification's standard mode(100kbps) and fast mode(400kbps).

DATA

CLK

S

START condition

P

STOP condition

Figure 10. START and STOP Conditions

DATA

CLK

Data line

stable;

data valid

Change

of data

allowed

Figure 11. Bit Transfer on the Serial Interface

2. Write Data to Register

SCL

SDA

A6

A5

A4

A3

A2

A1

A0

R/W ACK

A6

A5

A4

A3

A2

A1

A0

A7

ACK

D6

D5

D4

D3

D2

D1

D0

D7

ACK

0

Slave Address

(Write Data )

Register Address

Data

Stop

Start

1

1

0

1

0

0

0

0

Addr

1

7

8

1

8

Figure 12. Write Single Byte Data to Register

3. Read Data to Register

SCL

SDA

A6

A5

A4

A3

A2

A1

A0

R/W ACK

A6

A5

A4

A3

A2

A1

A0

A7

ACK

1

Slave Address

(Read Data )

Register Address

Start

1

1

0

1

0

0

0

0

Addr

1

7

8

D6

D5

D4

D3

D2

D1

D0

D7

ACK

1

8

Sr

D6

D5

D4

D3

D2

D1

D0

D7

ACK

Data

Stop

1

8

Slave Address

Figure 13. Read Single Byte Data from Register