Electronic Components Datasheet Search
  English  ▼

X  

PIC16F913 Datasheet(PDF) 192 Page - Microchip Technology

Part # PIC16F913
Description  28/40/44-Pin Flash-Based, 8-Bit CMOS Microcontrollers with LCD Driver and nanoWatt Technology
PDF  272 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F913 Datasheet(HTML) 192 Page - Microchip Technology

Back Button PIC16F913 Datasheet HTML 188Page - Microchip Technology PIC16F913 Datasheet HTML 189Page - Microchip Technology PIC16F913 Datasheet HTML 190Page - Microchip Technology PIC16F913 Datasheet HTML 191Page - Microchip Technology PIC16F913 Datasheet HTML 192Page - Microchip Technology PIC16F913 Datasheet HTML 193Page - Microchip Technology PIC16F913 Datasheet HTML 194Page - Microchip Technology PIC16F913 Datasheet HTML 195Page - Microchip Technology PIC16F913 Datasheet HTML 196Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 192 / 272 page
background image
PIC16F917/916/914/913
DS41250E-page 190
Preliminary
© 2005 Microchip Technology Inc.
16.3.5
TIME-OUT SEQUENCE
On power-up, the time-out sequence is as follows: first,
PWRT time-out is invoked after POR has expired, then
OST is activated after the PWRT time-out has expired.
The total time-out will vary based on oscillator configu-
ration and PWRTE bit status. For example, in EC mode
with PWRTE bit erased (PWRT disabled), there will be
no time-out at all. Figure 16-4, Figure 16-5 and Figure
16-6 depict time-out sequences. The device can exe-
cute code from the INTOSC while OST is active, by
enabling Two-Speed Start-up or Fail-Safe Monitor (see
Section 4.6.2 “Two-Speed Start-up Sequence” and
Section 4.7 “Fail-Safe Clock Monitor”).
Since the time-outs occur from the POR pulse, if MCLR
is kept low long enough, the time-outs will expire. Then,
bringing MCLR high will begin execution immediately
(see Figure 16-5). This is useful for testing purposes or
to synchronize more than one PIC16F917/916/914/913
device operating in parallel.
Table 16-5 shows the Reset conditions for some
special registers, while Table 16-5 shows the Reset
conditions for all the registers.
16.3.6
POWER CONTROL (PCON)
REGISTER
The Power Control (PCON) register (address 8Eh) has
two Status bits to indicate what type of Reset that last
occurred.
Bit 0 is BOR (Brown-out Reset). BOR is unknown on
Power-on Reset. It must then be set by the user and
checked on subsequent Resets to see if BOR = 0,
indicating that a Brown-out has occurred. The BOR
Status bit is a “don’t care” and is not necessarily
predictable
if
the
brown-out
circuit
is
disabled
(BOREN<1:0> = 00 in the Configuration Word register).
Bit 1 is POR (Power-on Reset). It is a ‘0’ on Power-on
Reset and unaffected otherwise. The user must write a
‘1’ to this bit following a Power-on Reset. On a
subsequent Reset, if POR is ‘0’, it will indicate that a
Power-on Reset has occurred (i.e., VDD may have
gone too low).
For more information, see Section 16.3.3 “Brown-Out
Reset (BOR)”.
TABLE 16-1:
TIME-OUT IN VARIOUS SITUATIONS
TABLE 16-2:
PCON BITS AND THEIR SIGNIFICANCE
TABLE 16-3:
SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT
Oscillator Configuration
Power-up
Brown-out Reset
Wake-up from
Sleep
PWRTE = 0
PWRTE = 1
PWRTE = 0
PWRTE = 1
XT, HS, LP(1)
TPWRT + 1024 •
TOSC
1024 • TOSC
TPWRT + 1024 •
TOSC
1024 • TOSC
1024 • TOSC
RC, EC, INTOSC
TPWRT
—TPWRT
——
Note 1:
LP mode with T1OSC disabled.
POR
BOR
TO
PD
Condition
0u11
Power-on Reset
1011
Brown-out Reset
uu0u
WDT Reset
uu00
WDT Wake-up
uuuu
MCLR Reset during normal operation
uu10
MCLR Reset during Sleep
Legend: u = unchanged, x = unknown
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Value on
all other
Resets(1)
03h
STATUS
IRP
RP1
RPO
TO
PD
Z
DC
C
0001 1xxx
000q quuu
8Eh
PCON
—
—
—
SBOREN
—
—POR
BOR
--01 --qq
--0u --uu
Legend:
u
= unchanged, x = unknown, - = unimplemented bit, reads as ‘0’, q = value depends on condition. Shaded cells are
not used by BOR.
Note
1:
Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com