Electronic Components Datasheet Search
  English  ▼

X  

PMC232 Datasheet(PDF) 39 Page - PADAUK Technology.

Part # PMC232
Description  12-bit ADC Enhanced
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PADAUK [PADAUK Technology.]
Direct Link  http://www.padauk.com.tw/
Logo PADAUK - PADAUK Technology.

PMC232 Datasheet(HTML) 39 Page - PADAUK Technology.

Back Button PMC232 Datasheet HTML 35Page - PADAUK Technology. PMC232 Datasheet HTML 36Page - PADAUK Technology. PMC232 Datasheet HTML 37Page - PADAUK Technology. PMC232 Datasheet HTML 38Page - PADAUK Technology. PMC232 Datasheet HTML 39Page - PADAUK Technology. PMC232 Datasheet HTML 40Page - PADAUK Technology. PMC232 Datasheet HTML 41Page - PADAUK Technology. PMC232 Datasheet HTML 42Page - PADAUK Technology. PMC232 Datasheet HTML 43Page - PADAUK Technology. Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 94 page
background image
PMC232/PMS232 Series
12-bit ADC Enhanced FPPA
TM
8-bit OTP Controller
©Copyright 2018, PADAUK Technology Co. Ltd
Page 39 of 94
PDK-DS-PMx232_V104– Dec. 18, 2018
void FPPA0 (void)
{
. ADJUST_IC
SYSCLK=IHRC/16, IHRC=16MHz, VDD=5V, Band-gap=On
// If Band-gap is not calibrated, it can use “. ADJUST_IC
DISABLE” ...
$
EOSCR
Enable, 4MHz;
// EOSCR = 0b110_00000;
$
T16M
EOSC, /1, BIT13;
// T16 receive 2^14=16384 clocks of crystal EOSC,
// Intrq.T16 =>1, crystal EOSC Is stable
WORD
count
=
0;
stt16count;
Intrq.T16 =
0;
wait1
Intrq.T16;
// count from 0x0000 to 0x2000, then set INTRQ.T16
clkmd
=
0xB4;
// switch system clock to EOSC;
Clkmd.4 = 0;
// disable IHRC
...
Please notice that the crystal oscillator should be fully turned off before entering the power-down mode, in
order to avoid unexpected wakeup event. If the 32 KHz crystal oscillator is used and extremely low operating
current is required, misc.6 can be set to reduce current after crystal oscillator is running normally.
5-7-5. System Clock and LVR level
The clock source of system clock comes from EOSC, IHRC and ILRC, the hardware diagram of system clock
in the PMC232/PMS232 is shown as Fig. 9.
Fig.9: Options of System Clock
User can choose different operating system clock depends on its requirement; the selected operating system
clock should be combined with supply voltage and LVR level to make system stable. The LVR level will be
selected during compilation, and the lowest LVR levels can be chosen for different operating frequencies.
Please refer to Section 4.1.
M
U
X
clkmd[7:5]
System
clock
CLK
÷2, ÷4, ÷6,
÷8, ÷16, ÷32, ÷64
÷1, ÷2, ÷4, ÷8
÷1 (default), ÷4
IHRC
clock
ILRC
clock
EOSC
clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com