| Electronic Components Datasheet Search |
|
DRV8300DPW Datasheet(PDF) 14 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DRV8300DPW Datasheet(HTML) 14 Page - Texas Instruments |
|
14 / 27 page ![]() 8.3.1.2 Mode (Inverting and non inverting INLx) The DRV8300 has flexibility of accepting different kind of inputs on INLx. In devices with MODE pin (QFN package device), the DRV8300 provides option of GLx output inverted or non-inverted compared to polarity of signal on INLx pin. When MODE pin is left floating INLx is configured to be in non-inverting mode and GLx output is in phase with INLx (see Figure 8-4), whereas when MODE pin is connected to GVDD, GLx output is out of phase with inputs (see Figure 8-5). In devices without MODE pin (TSSOP package device), there are different device option available for inverting and non inverting inputs (see Section 5) INHx INLx GHx GLx DT DT DT Figure 8-4. Non-Inverted INLx inputs INHx INLx GHx GLx DT DT DT Figure 8-5. Inverted INLx inputs DRV8300 SLVSFG5 – SEPTEMBER 2020 www.ti.com 14 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated Product Folder Links: DRV8300 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |