8.3 Feature Description

Table 8-1 provides an overview of the device features.

Table 8-1. Device Features

PART NUMBER

CHANNEL DIRECTION

MAXIMUM DATA

RATE

DEFAULT

OUTPUT

PACKAGE

RATED ISOLATION(1)

ISO6741

3 Forward,

1 Reverse

50 Mbps

High

DW-16

ISO6741F

3 Forward,

1 Reverse

50 Mbps

Low

DW-16

(1)

See for detailed isolation ratings.

8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge

(ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances

are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level

performance and reliability depends, to a large extent, on the application board design and layout, the ISO674x

family of devices incorporates many chip-level design improvements for overall system robustness. Some of

these improvements include:

• Robust ESD protection cells for input and output signal pins and inter-chip bond pads.

• Low-resistance connectivity of ESD cells to supply and ground pins.

• Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.

• Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance

path.

• PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic

SCRs.

• Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

www.ti.com

ISO6741

SLLSFJ6A – AUGUST 2020 – REVISED OCTOBER 2020

Copyright © 2020 Texas Instruments Incorporated

Submit Document Feedback

21

Product Folder Links: ISO6741