| Electronic Components Datasheet Search |
|
PCMD3140 Datasheet(PDF) 52 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
PCMD3140 Datasheet(HTML) 52 Page - Texas Instruments |
|
52 / 107 page ![]() 7.5.1.1.2.2 I2C Multiple-Byte Write As shown in Figure 7-65, a multiple-byte data write transfer is identical to a single-byte data write transfer except that multiple data bytes are transmitted by the master device to the slave device. After receiving each data byte, the device responds with an acknowledge bit (ACK). Finally, the master device transmits a stop condition after the last data-byte write transfer. Register Figure 7-65. I2C Multiple-Byte Write Transfer 7.5.1.1.2.3 I2C Single-Byte Read As shown in Figure 7-66, a single-byte data read transfer begins with the master device transmitting a start condition followed by the I2C slave address and the read/write bit. For the data read transfer, both a write followed by a read are done. Initially, a write is done to transfer the address byte of the internal register address to be read. As a result, the read/write bit is set to 0. After receiving the slave address and the read/write bit, the device responds with an acknowledge bit (ACK). The master device then sends the internal register address byte, after which the device issues an acknowledge bit (ACK). The master device transmits another start condition followed by the slave address and the read/write bit again. This time, the read/write bit is set to 1, indicating a read transfer. Next, the device transmits the data byte from the register address being read. After receiving the data byte, the master device transmits a not- acknowledge (NACK) followed by a stop condition to complete the single-byte data read transfer. A6 A5 A0 R/W ACK A7 A6 A5 A4 A0 ACK A6 A5 A0 ACK Start Condition Stop Condition Acknowledge Acknowledge Acknowledge I2CDeviceAddressand Read/WriteBit Register DataByte D7 D6 D1 D0 ACK I2CDeviceAddressand Read/WriteBit Not Acknowledge R/W A1 A1 RepeatStart Condition Figure 7-66. I2C Single-Byte Read Transfer 7.5.1.1.2.4 I2C Multiple-Byte Read As shown in Figure 7-67, a multiple-byte data read transfer is identical to a single-byte data read transfer except that multiple data bytes are transmitted by the device to the master device. With the exception of the last data byte, the master device responds with an acknowledge bit after receiving each data byte. After receiving the last data byte, the master device transmits a not-acknowledge (NACK) followed by a stop condition to complete the data read transfer. A6 A0 ACK Acknowledge I2CDeviceAddressand Read/WriteBit R/W A6 A0 R/W ACK A0 ACK D7 D0 ACK Start Condition Stop Condition Acknowledge Acknowledge Acknowledge LastDataByte ACK FirstDataByte RepeatStart Condition Not Acknowledge I2CDeviceAddressand Read/WriteBit Register OtherDataBytes A7 A6 A5 D7 D0 ACK Acknowledge D7 D0 Figure 7-67. I2C Multiple-Byte Read Transfer PCMD3140 SBASA64 – DECEMBER 2020 www.ti.com 52 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated Product Folder Links: PCMD3140 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |