Electronic Components Datasheet Search
  English  ▼

X  

DFDF2812ZHHAR Datasheet(PDF) 73 Page - Texas Instruments

Part # DFDF2812ZHHAR
Description  TMS320F281x Digital Signal Processors
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DFDF2812ZHHAR Datasheet(HTML) 73 Page - Texas Instruments

Back Button DFDF2812ZHHAR Datasheet HTML 69Page - Texas Instruments DFDF2812ZHHAR Datasheet HTML 70Page - Texas Instruments DFDF2812ZHHAR Datasheet HTML 71Page - Texas Instruments DFDF2812ZHHAR Datasheet HTML 72Page - Texas Instruments DFDF2812ZHHAR Datasheet HTML 73Page - Texas Instruments DFDF2812ZHHAR Datasheet HTML 74Page - Texas Instruments DFDF2812ZHHAR Datasheet HTML 75Page - Texas Instruments DFDF2812ZHHAR Datasheet HTML 76Page - Texas Instruments DFDF2812ZHHAR Datasheet HTML 77Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 175 page
background image
8.12.5.15.7 Sequential Sampling Mode (Single-Channel) (SMODE = 0)
In sequential sampling mode, the ADC can continuously convert input signals on any of the channels (Ax to Bx).
The ADC can start conversions on event triggers from the Event Managers (EVA/EVB), software trigger, or from
an external ADCSOC signal. If the SMODE bit is 0, the ADC will do conversions on the selected channel on
every Sample/Hold pulse. The conversion time and latency of the Result register update are explained below.
The ADC interrupt flags are set a few SYSCLKOUT cycles after the Result register update. The selected
channels will be sampled at every falling edge of the Sample/Hold pulse. The Sample/Hold pulse width can be
programmed to be 1 ADC clock wide (minimum) or 16 ADC clocks wide (maximum).
Analog Input on
Channel Ax or Bx
ADC Clock
Sample and Hold
SH Pulse
SMODE Bit
t
dschx_n
t
dschx_n+1
Sample n
Sample n+1
Sample n+2
t
SH
ADC Event Trigger from EV
or Other Sources
t
d(SH)
Figure 8-37. Sequential Sampling Mode (Single-Channel) Timing
8.12.5.15.7.1 Sequential Sampling Mode Timing
SAMPLE n
SAMPLE n + 1
AT 25-MHz
ADC CLOCK,
tc(ADCCLK) = 40 ns
REMARKS
td(SH)
Delay time from event
trigger to sampling
2.5tc(ADCCLK)
tSH
Sample/
Hold width/
Acquisition width
(1 + Acqps) * tc(ADCCLK)
40 ns with Acqps = 0
Acqps value = 0–15
ADCTRL1[8:11]
td(schx_n)
Delay time for first
result to appear in the
Result register
4tc(ADCCLK)
160 ns
td(schx_n+1)
Delay time for
successive results to
appear in the Result
register
(2 + Acqps) * tc(ADCCLK)
80 ns
www.ti.com
TMS320F2810, TMS320F2810-Q1, TMS320F2811, TMS320F2811-Q1
TMS320F2812, TMS320F2812-Q1
SPRS174V – APRIL 2001 – REVISED FEBRUARY 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
73
Product Folder Links: TMS320F2810 TMS320F2810-Q1 TMS320F2811 TMS320F2811-Q1 TMS320F2812
TMS320F2812-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com