Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

UPD16498 Datasheet(PDF) 21 Page - NEC

Part # UPD16498
Description  1/128 DUTY LCD CONTROLLER/DRIVER WITH FOUR-LEVEL GRAY SCALE, ON-CHIP RAM
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD16498 Datasheet(HTML) 21 Page - NEC

Back Button UPD16498 Datasheet HTML 17Page - NEC UPD16498 Datasheet HTML 18Page - NEC UPD16498 Datasheet HTML 19Page - NEC UPD16498 Datasheet HTML 20Page - NEC UPD16498 Datasheet HTML 21Page - NEC UPD16498 Datasheet HTML 22Page - NEC UPD16498 Datasheet HTML 23Page - NEC UPD16498 Datasheet HTML 24Page - NEC UPD16498 Datasheet HTML 25Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 95 page
background image
Data Sheet S15730EJ2V0DS
21
µµµµPD16498
5.2
Display Data RAM
5.2.1 Display data RAM
This is the RAM that is used to store the display's dot data. The RAM configuration is 256 bits (32 x 8 bits) x 128 bits. Any
specified bit can be accessed by selecting the corresponding X address and Y address. The display data D0 to D7 sent
from the CPU correspond to SEGx on the LCD display (see Figure 5-5).
The CPU writes data to and reads data from the display RAM via the I/O buffer, and these read/write operations are
independent of the signal read operations for the LCD driver. Accordingly, there are no adverse effects (such as flicker) in
the LCD display when display data RAM is accessed asynchronously.
Figure 5-5. Display Data RAM
0111
00
1000
00
0000
00
0111
00
1000
00
COM0
SEG1
D7 D6 D5 D4
SEG2
COM1
COM2
COM3
COM4
D7
D6
D5
D4
D3
D2
D1
D0
MSB
Pixel 1
Pixel 2
Pixel 3
Pixel 4
LSB
Pixel 1
Pixel 2
Pixel 3
Pixel 4
Pixel 1
X address 00H
X address 01H
Pixel 2
Pixel 3
Pixel 4
Pixel 1
Pixel 2
Pixel 3
Pixel 4
Pixel 1
Pixel 2
Pixel 3
Pixel 4
Display data
LCD display
LCD panel
5.2.2 X address circuit
As shown in Figure 5-6, the display data RAM's X address is specified via the X address register (R3). When using X
address increment mode (INC = 0: control register 2 (R1)), the specified X address is incremented (by 1) each time a
display data read or write operation is executed. The CPU is able to continuously access the display data. The X address is
incremented to 1FH, after which the Y address is incremented after each read or write operation and the X address is set
back to 00H.
For monochrome (black-and-white) display, the X address is incremented to 0FH, after which the Y address is
incremented after each read or write operation and the X address is set back to 00H.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com