Electronic Components Datasheet Search
  English  ▼

X  

SH7706 Datasheet(PDF) 13 Page - Renesas Technology Corp

Part # SH7706
Description  Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series
PDF  709 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7706 Datasheet(HTML) 13 Page - Renesas Technology Corp

Back Button SH7706 Datasheet HTML 9Page - Renesas Technology Corp SH7706 Datasheet HTML 10Page - Renesas Technology Corp SH7706 Datasheet HTML 11Page - Renesas Technology Corp SH7706 Datasheet HTML 12Page - Renesas Technology Corp SH7706 Datasheet HTML 13Page - Renesas Technology Corp SH7706 Datasheet HTML 14Page - Renesas Technology Corp SH7706 Datasheet HTML 15Page - Renesas Technology Corp SH7706 Datasheet HTML 16Page - Renesas Technology Corp SH7706 Datasheet HTML 17Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 709 page
background image
Rev. 4.00, 03/04, page xiii of xlvi
Item
Page
Revision (See Manual for Details)
10.3 Clock Operating Modes 294
Description amended
Table 10.2 shows the relationship between the mode control pin
(MD2 to MD0) combinations and the clock operating modes. Table
10.3 shows the usable frequency ranges in the clock operating
modes and frequency ranges of the input clock (crystal oscillation).
Operation cannot be guaranteed if settings other than those listed in
table 10.3 are used.
297
Caution 4 amended
4. The frequency of the peripheral clock (P
φ):
• The frequency of the peripheral clock (Pφ) is the product of the
frequency of the CKIO pin, the frequency multiplication ratio of
PLL circuit 1, and the division ratio of divider 2.
Section 11 Watchdog Timer
(WDT)
Figure 11.1 Block Diagram of
the WDT
303
Figure 11.1 amended
WTCSR
Standby
control
Bus interface
WTCNT
Divider
Clock selector
Clock
Standby
mode
Peripheral
clock
Standby
cancellation
Reset
control
Clock selection
WDT
Overflow
Internal
reset
request
Interrupt
control
Interrupt
request
11.2.1 Watchdog Timer
Counter (WTCNT)
304
Description amended
… The WTCNT is initialized to H'00 only by a power-on reset through
the
RESETP pin. …
11.2.2 Watchdog Timer
Control/Status Register
(WTCSR)
304
Description amended
… The WTCSR is initialized to H'00 only by a power-on reset through
the
RESETP pin. …
12.5.2 Status Flag Clear
Timing
Figure 12.9 Status Flag
Clear Timing
323
Figure 12.9 amended
P
φ
Peripheral address bus
UNF, ICPF
TCR address
T1
T2
TCR write cycle
T3
13.3.9 Second Alarm
Register (RSECAR)
333
Bit 7 R/W amended
(Before) R
→ (After) R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com