| Electronic Components Datasheet Search |
|
ST22FJ1M Datasheet(PDF) 1 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST22FJ1M Datasheet(HTML) 1 Page - STMicroelectronics |
|
1 / 8 page ![]() 1/8 DATA BRIEF December 2003 This is Brief Data from STMicroelectronics. Details are subject to change without notice. For complete data, please contact your nearest Sales Office or SmartCard Products Divison, Rousset, France. Fax: (+33) 4 42 68 87 29. ST22FJ1M Smartcard 32-Bit RISC MCU with 1 Mbytes FLASH & Javacard™ HW Execution PRODUCT FEATURES I 32-BIT RISC CPU WITH 24-BIT LINEAR MEMORY ADDRESSING I 768 KBYTES USER FLASH I 16 KBYTES USER RAM I 16 KBYTES USER SECONDARY RAM I 256 KBYTES USER PAGE-FLASH 32-BIT RISC CPU I DUAL INSTRUCTION SET, JAVACARD™ AND NATIVE I 4-STAGE PIPELINE I 16 GENERAL PURPOSE 32-BIT REGISTERS, AND 11 SPECIAL REGISTERS I 4 MASKABLE INTERRUPT LEVELS I SUPERVISOR AND USER MODES SECURITY I CPU SECURITY INSTRUCTIONS – DES and 3DES instructions – Fast Multiply and Accumulate instructions for Public Key and Elliptic Curve Cryptography I CPU DPA/SPA COUNTERMEASURES I RANDOM NUMBER GENERATOR I HARDWARE RAM DESTRUCTION I CLOCK AND POWER MANAGEMENT I VOLTAGE AND CLOCK FREQUENCY SENSORS I ADVANCED MEMORY PROTECTION – Memory Protection Unit for application firewalling and peripheral access control – Domain switching securely controlled by protected Context Stack – Native/Java, Code/Data memory attributes with 256-byte granularity for Page-Flash, and 8-Kbyte granularity for Flash and ROM – Each FLASH sector can be independently set as read-only I FOUR WORKING STACKS – Java stack with both 16 and 32-bit accesses – User and Supervisor mode stacks – Security Context stack Figure 1. Delivery Form CRYPTOGRAPHIC LIBRARY I ASYMMETRICAL ALGORITHMS – Software Crypto libraries in separate ROM area for efficient algorithm coding using a set of advanced functions. RSA, signature/ verification – RSA key calculation including Prime number generation SHA-1 I SYMMETRICAL ALGORITHMS – DES, Triple DES, AES CRYPTOGRAPHY PERFORMANCE The following table provides the cryptographic performances of the ST22FJ1M based on ST Crypto Library. Table 1. Preliminary Cryptographic Performances Note: 1) Internal clock at 33 MHz Note: 2) CRT: Chinese Reminder Theorem Algorithm Function Time 1) RSA 1024 bits Signature with CRT 79.0 ms Signature without CRT 2) 242.0 ms Verification (e=0x10001) 3.6 ms RSA 2048 bits Signature with CRT 485.0 ms Signature without CRT 1.7 s Verification (e=0x10001) 11.0 ms DES Triple 18 µs Single 8 µs SHA-1 512-bit Block 194 µs AES-128 Encryption including subkey computation 85 µs Micromodule Wafer |
Similar Part No. - ST22FJ1M |
|
Similar Description - ST22FJ1M |
|
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |