| Electronic Components Datasheet Search |
|
PLL520-80 Datasheet(PDF) 1 Page - PhaseLink Corporation |
|
|
|||||||||||||||||||||||||||||
PLL520-80 Datasheet(HTML) 1 Page - PhaseLink Corporation |
|
1 / 7 page ![]() PLL520-80 Low Phase Noise VCXO (9.5-65MHz) 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 011/09/04 Page 1 FEATURES • 19MHz to 65MHz fundamental crystal input. • Output range: 9.5MHz – 65MHz • Complementary outputs: PECL or LVDS output. • Selectable OE Logic (enable high or enable low). • Available outputs: PECL, LVDS, or CMOS (High Drive (30mA) or Standard Drive (10mA) output). • Integrated variable capacitors. • Supports 2.5V or 3.3V Power Supply. • Available in die form. DESCRIPTION The PLL520-80 is a VCXO IC specifically designed to work with fundamental crystals between 19MHz and 65MHz. The selectable divide by two feature extends the operation range from 9.5MHz to 65MHz. It requires very low current into the crystal resulting in better overall stability. The OE logic feature allows selection of enable high or enable low. Furthermore, it provides selectable CMOS, PECL or LVDS outputs. DIE SPECIFICATIONS Name Value Size 62 x 65 mil Reverse side GND Pad dimensions 80 micron x 80 micron Thickness 10 mil BLOCK DIAGRAM DIE CONFIGURATION OUTPUT SELECTION AND ENABLE OUT_SEL1* (Pad 18) OUT_SEL0* (Pad 25) Selected Output* 0 0 High Drive CMOS 0 1 Standard CMOS 1 0 LVDS 1 1 PECL (default) OE_SELECT (Pad 9) OE_CTRL (Pad 30) State 0 Tri-state 0 1 (Default) Output enabled 0 (Default) Output enabled 1 (Default) 1 Tri-state Pads #9, #18 & #25: Bond to GND to set to “0”, No connection results to “default” setting through internal pull-up. OE_CTRL: Logical states defined by PECL levels if OE_SELECT is “1” Logical states defined by CMOS levels if OE_SELECT is “0” OUTPUT FREQUENCY SELECTOR S2 Output 0 Input/2 1(Default)* Input *Internally set to ‘Default’ through 60KΩ pull-up resistor 18 19 20 21 23 25 7 13 10 26 29 31 Y X (0,0) (1550,1475) 65 mil 24 22 17 16 15 14 12 11 9 8 6 1 2 3 45 27 28 30 OE_SEL^ PECL LVDS VDDBUF VDDBUF PECLB LVDSB CMOS GNDBUF XIN XOUT VCON OE CTRL S2^ N/C Die ID: A2020-20C C502A XIN XOUT OE Q PLL520-80 VCON Q Oscillator Amplifier w/ integrated varicaps S2 |
Similar Part No. - PLL520-80 |
|
Similar Description - PLL520-80 |
|
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |