ADC3641 datasheet(58/77 Pages) TI

58 / 77 page

Figure 8-61. Register 0x26

MIX GAIN A

MIX RES A

FS/4 MIX A

MIX GAIN B

MIX RES B

FS/4 MIX B

R/W-0

Table 8-34. Register 0x26 Field Descriptions

Bit

Field

Type

Reset

Description

7-6

MIX GAIN A

R/W

This bit applies a 0, 3 or 6-dB digital gain to the output of digital

mixer to compensate for the mixing loss for channel A.

00: no digital gain added

01: 3-dB digital gain added

10: 6-dB digital gain added

11: not used

MIX RES A

R/W

Toggling this bit resets the NCO phase of channel A and loads

the new NCO frequency. This bit does not self reset.

FS/4 MIX A

R/W

Enables FS/4 mixing for DDC A (complex decimation only).

0: FS/4 mixing disabled.

1: FS/4 mixing enabled.

3-2

MIX GAIN B

R/W

This bit applies a 0, 3 or 6-dB digital gain to the output of digital

mixer to compensate for the mixing loss for channel B.

00: no digital gain added

01: 3-dB digital gain added

10: 6-dB digital gain added

11: not used

MIX RES B

R/W

Toggling this bit resets the NCO phase of channel B and loads

the new NCO frequency. This bit does not self reset.

FS/4 MIX B

R/W

Enables FS/4 mixing for DDC B (complex decimation only).

0: FS/4 mixing disabled.

1: FS/4 mixing enabled.

Figure 8-62. Register 0x27

OP ORDER A

Q-DEL A

FS/4 MIX PH A

R/W-0

Table 8-35. Register 0x27 Field Descriptions

Bit

Field

Type

Reset

Description

7-5

R/W

Must write 0

OP ORDER A

R/W

Swaps the I and Q output order for channel A. See Table 8-36

for recommended settings. Only used with complex decimation.

Set to 0 with real decimation.

0: Output order is I[n], Q[n]

1: Output order is swapped: Q[n], I[n]

Q-DEL A

R/W

This delays the Q-sample output of channel A by one. See Table

8-36 for recommended settings. Only used with complex

decimation. Set to 0 with real decimation.

0: Output order is I[n], Q[n]

1: Q-sample is delayed by 1 sample: I[n], Q[n+1], I[n+1], Q[n+2]

FS/4 MIX PH A

R/W

Inverts the mixer phase for channel A when using FS/4 mixer

0: Mixer phase is non-inverted

1: Mixer phase is inverted

1-0

R/W

Must write 0

ADC3643

SBAS886 – OCTOBER 2020

www.ti.com

Submit Document Feedback

Product Folder Links: ADC3643

ADC3641 Datasheet(PDF) 58 Page - Texas Instruments

ADC3641 Datasheet(HTML) 58 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datasheet Download

Link URL