| Electronic Components Datasheet Search |
|
511 Datasheet(PDF) 3 Page - Peregrine Semiconductor Corp. |
|
|
|||||||||||||||||||||||||||||
511 Datasheet(HTML) 3 Page - Peregrine Semiconductor Corp. |
|
3 / 8 page ![]() Product Specification PE3511 Page 3 of 9 ©2003-2008 Peregrine Semiconductor Corp. All rights reserved. Document No. 70-0106-06 │ www.psemi.com Table 5. Pin Descriptions Table 6. Absolute Maximum Ratings Electrostatic Discharge (ESD) Precautions When handling this UltraCMOS™ device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in Table 6. Latch-Up Avoidance Unlike conventional CMOS devices, UltraCMOS™ devices are immune to latch-up. Figure 3. Pin Configuration (Top View) Device Functional Considerations The PE3511 divides an input signal, up to a frequency of 1500 MHz, by a factor of two thereby producing an output frequency at half the input frequency. To work properly with low impedance, ground referenced interfaces, the input and output signals (pins 3 & 6) must be AC coupled via an external capacitor, as shown in the test circuit in Figure 4. The ground pattern on the board should be made as wide as possible to minimize ground impedance. See Figure 9 for a layout example. Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability. 1 2 3 4 5 6 OUT GND V DD NC GND IN pin 1 SC-70 Pin No. Pin Name Description 1 N/C No Connect. This pin should be left open. 2 GND Ground pin. Ground pattern on the board should be as wide as possible to reduce ground impedance. 3 IN Input signal pin. DC blocking capacitor required (100 pF typical). 4 VDD Power supply pin. Bypassing is required. 5 GND Ground pin. 6 OUT Divided frequency output pin. DC blocking capacitor required (100 pF typical). Symbol Parameter/Conditions Min Max Units VDD Supply voltage 4.0 V Pin Input Power 13 dBm TST Storage temperature range -65 150 °C TOP Operating temperature range -40 85 °C VESD ESD voltage (Human Body Model) 2000 V |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |