 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DS2176 Datasheet(PDF) 11 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
DS2176 Datasheet(HTML) 11 Page - Maxim Integrated Products |
|
|
11 / 15 page  DS2176 11 of 15 AC ELECTRICAL CHARACTERISTICS (0 °C to 70°C; V DD =5V ± 10%) PARAMETERS SYMBOL MIN TYP MAX UNITS NOTES RCLK Period tRCLK 250 648 ns RCLK, SYSCLK Rise and Fall Times tR,tF 20 ns RCLK Pulse Width tRWH, tRWL 125 324 ns SYSCLK Pulse Width tSWH, tSWL 100 244 ns SYSCLK Period tSYSCLK 200 488 ns RMSYNC Setup to RCLK Falling tSC 20 tRWH-5 ns SFSYNC Setup to SYSCLK Falling tSC 20 tSWH-5 ns RMSYNC, SFSYNC, SIGH , ALN Pulse Width tPW 50 ns ns RSER Setup to RCLK Falling tSD 50 ns RSER Hold from RCLK Falling tHD 50 ns Propagation Delay SYSCLK to SSER, A,B,C,D tPVD 100 ns Propagation Delay SYSCLK to SMSYNC High tPSS 75 ns Propagation Delay SYSCLK or RCLK to SLIP Low tPS 100 ns Propagation Delay SYSCLK to SIGFRZ Low/High tPSF 75 ns ALN , SIGH Setup to SFSYNC Rising tSR 500 ns NOTES: 1. Measured at VIH =2.0V, VIL =0.8V, and 10 ns maximum rise and fall times. 2. Output load capacitance = 100 pF. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
