ADE9153AACPZ datasheet(25/50 Pages) AD

25 / 50 page

Data Sheet

ADE9153A

Rev. 0 | Page 25 of 50

Reset Energy Register on Read

The user can reset the energy register on a read using the

RD_RST_EN bit in the EP_CFG register. In this way, the

value in the user energy register is reset when it is read.

Power Accumulation

The ADE9153A accumulates the total active, fundamental

reactive, and total apparent powers into the AWATT_ACC,

AFVAR_ACC, and AVA_ACC 32-bit signed registers, respectively.

This accumulation can be used as an averaged power reading.

The number of samples accumulated is set using the PWR_

TIME register. The PWRRDY bit in the status register is set

after PWR_TIME + 1 samples accumulate at 4 kSPS. The

maximum value of the PWR_TIME register is 8191 decimal,

and the maximum power accumulation time is 1.024 sec.

The CFxSIGN, AVARSIGN, and AWSIGN bits in the

PHSIGN register indicate the sign of accumulated powers over

the PWR_TIME interval. When the sign of the accumulated

power changes, the corresponding REVx bits in the status register

are set and IRQ generates an interrupt.

The ADE9153A allows the user to accumulate total active

power and fundamental reactive power into separate positive

and negative accumulation registers: PWATT_ACC, NWATT_

ACC, PFVAR_ACC, and NFVAR_ACC. A new accumulation

from zero begins when the power update interval set in

PWR_TIME elapses.

No Load Detection Feature

The ADE9153A features no load detection for each energy to

prevent energy accumulation due to noise. If the accumulated

energy over the user defined time period is below the user defined

threshold, zero energy is accumulated into the energy register.

The NOLOAD_TMR bits in the EP_CFG register determine the

no load time period, and the ACT_NL_LVL, REACT_NL_LVL,

and APP_NL_LVL registers contain the user defined no load

threshold. The no load status is available in the PHNOLOAD

interrupt pin.

AWATT

AVA

AFVAR

CFxSEL

100

000

010

CFxSEL

WTHR

CFx_LT

CF_LTMR

CFxDIS

4.096MHz

DIGITAL

FREQUENCY

512

CFxDEN

CF_ACC_CLR

CFx PIN

PULSE

WIDTH

CONFIGURATION

ADE9153A

CFx BITS

VATHR

VARTHR

100

000

010

Figure 50. Digital to Frequency Conversion for CFx

ADE9153AACPZ Datasheet(PDF) 25 Page - Analog Devices

ADE9153AACPZ Datasheet(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL