ADIN2111BCPZ-R7 datasheet(54/125 Pages) AD

54 / 125 page

Data Sheet

ADIN2111

REGISTERS

analog.com

Rev. 0 | 54 of 125

Table 45. Bit Descriptions for CAPABILITY

Bits

Bit Name

Description

Reset

Access

0: Tx data chunk sequence and retry is not supported.

RESERVED

Reserved.

0x0

[2:0]

MINCPS

Minimum Supported Chunk Payload Size. Minimum supported chunk payload size. Indicates the minimum size

chunk payload that may be configured into the CPS field of the CONFIG0 register. The minimum supported

chunk payload Size is 2N, where N is the value of this bit field.

0x3

This field is only used with the OPEN Alliance SPI protocol.

110: minimum supported chunk payload size is 64 bytes.

101: minimum supported chunk payload size is 32 bytes.

100: minimum supported chunk payload size is 16 bytes.

011: minimum supported chunk payload size is 8 bytes.

Reset Control and Status Register

Address: 0x03, Reset: 0x00000000, Name: RESET

Table 46. Bit Descriptions for RESET

Bits

Bit Name

Description

Reset

Access

[31:1]

RESERVED

Reserved.

0x0

SWRESET

MACPHY Software Reset. Writing a 1 to this bit fully resets the MACPHY, including the integrated PHY, to an

initial state including but not limited to resetting all state machines and registers to their default value. When this

bit is set, the reset does not occur until CS is deasserted to allow for the control command write to complete. CS

must be held asserted for at least 100 ns for the reset to take effect. This bit is self clearing.

0x0

Configuration Register 0

Address: 0x04, Reset: 0x00000006, Name: CONFIG0

Table 47. Bit Descriptions for CONFIG0

Bits

Bit Name

Description

Reset

Access

[31:16]

RESERVED

Reserved.

0x0

SYNC

Configuration Synchronization. The state of this bit is reflected in the Rx footer SYNC bit. This bit defaults to 0

upon reset. Once written to a 1 by the SPI host, writing 0 does not clear this bit.

0x0

R/W1S

Immediately after any reset the SYNC bit clears to 0, RESETC is set to 1, and the interrupt pin asserts.

0: the MACPHY reset and is not configured.

1: the MACPHY is configured.

TXFCSVE

Transmit Frame Check Sequence Validation Enable. When set, the final four octets of all Ethernet frames

received are validated. CRC_APPEND must be 0 if this bit is set. That is, the MAC must not be configured to

append a CRC to each transmitted frame.

0x0

R/W

CSARFE

CS Align Receive Frame Enable. When set, all receive Ethernet frames data starts only at the beginning of

the first receive chunk payload following CS assertion. The start word offset (SWO) is always zero. Receive

frames can begin within any receive chunk when this bit is clear. Only applies to the OA SPI protocol.

0x0

R/W

ZARFE

Zero Align Receive Frame Enable. When set, all receive Ethernet frames data is aligned to start at the

beginning of the receive chunk payload with an SWO of zero. Receive frames can begin anywhere within the

receive chunk payload when this bit is clear. Only applies to the Open Alliance SPI protocol.

0x0

R/W

[11:10]

TXCTHRESH

Transmit Credit Threshold. This field configures the number of transmit credits (TXC) of free buffer that must

be available for writing before INT asserts. Only applies to the OA SPI Protocol.

0x0

R/W

00: ≥ 1 credit.

01: ≥ 4 credits.

10: ≥ 8 credits.

ADIN2111BCPZ-R7 Datasheet(PDF) 54 Page - Analog Devices

ADIN2111BCPZ-R7 Datasheet(HTML) 54 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL