Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

MAX11259 Datasheet(PDF) 4 Page - Maxim Integrated Products

Part # MAX11259
Description  24-Bit, 6-Channel, 16ksps, 6.2nV/?숰z PGA, Delta-Sigma ADC with I2C Interface
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX11259 Datasheet(HTML) 4 Page - Maxim Integrated Products

  MAX11259 Datasheet HTML 1Page - Maxim Integrated Products MAX11259 Datasheet HTML 2Page - Maxim Integrated Products MAX11259 Datasheet HTML 3Page - Maxim Integrated Products MAX11259 Datasheet HTML 4Page - Maxim Integrated Products MAX11259 Datasheet HTML 5Page - Maxim Integrated Products MAX11259 Datasheet HTML 6Page - Maxim Integrated Products MAX11259 Datasheet HTML 7Page - Maxim Integrated Products MAX11259 Datasheet HTML 8Page - Maxim Integrated Products MAX11259 Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 51 page
background image
Electrical Characteristics
(VAVDD = 3.6V, VAVSS = 0V, VDVDD = 2.0V to 3.6V, VREFP - VREFN = VAVDD, DATA RATE = 1ksps, PGA low-noise mode, single-
cycle conversion mode (SCYCLE = 1). TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)(Note 3)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
STATIC PERFORMANCE (Single-Cycle Conversion Mode)
Noise Voltage (Referred
to Input)
Vn
PGA gain of 128,
single-cycle mode
at 1ksps data rate
PGA low-noise
mode
0.19
µVRMS
PGA low-power
mode
0.26
PGA gain of 128,
single-cycle mode
at 12.8ksps data
rate
PGA low-noise
mode
0.83
PGA low-power
mode
1.16
Integral Nonlinearity
INL
3
15
ppm
Zero Error
ZERR
After system zero-scale calibration
1
µV
Zero Drift
ZDrift
50
nV/°C
Full-Scale Error
FSE
After system full-scale calibration (Notes
4 and 5)
2
ppmFSR
Full-Scale Error Drift
FSEDrift
0.05
ppm
FSR/°C
Common-Mode
Rejection
CMR
DC rejection
110
130
dB
50Hz/60Hz rejection (Note 6)
110
130
DC rejection with PGA gain 64
80
105
DC rejection with PGA gain 128
95
AVDD, AVSS Supply
Rejection Ratio
PSRRA
DC rejection
73
95
dB
50Hz/60Hz rejection (Note 6)
75
95
DC rejection with PGA gain 128
65
75
DVDD Supply Rejection
Ratio
PSRRD
DC rejection
105
115
dB
50Hz/60Hz rejection (Note 6)
105
115
DC rejection with PGA gain 128
90
110
PGA
Gain Setting
1
128
V/V
Noise-Spectral Density
NSD
Low-noise mode
6.2
nV/√Hz
Low-power mode
10
Gain Error, Not
Calibrated
GERR
Gain = 1
0.75
%
Gain = 2
1.2
Gain = 4
2
Gain = 8
3
Gain = 16
4.5
Gain = 32
6
Gain = 64
5.5
Gain = 128
2
Output Voltage Range
VOUTRNG
VAVSS
+ 0.3
VAVDD
- 0.3
V
MAX11259
24-Bit, 6-Channel, 16ksps, 6.2nV/√Hz PGA, Delta-
Sigma ADC with I2C Interface
www.analog.com
Analog Devices | 4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com