ADA4254ARUZ-R7 datasheet(44/59 Pages) AD

44 / 59 page

ADA4254

Data Sheet

Rev. B | Page 44 of 59

CLOCK SYNCHRONIZATION CONFIGURATION REGISTER (SYNC_CFG) DETAILS

Table 14. SYNC_CFG Register Details (Register 0x02)

Bit Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Reserved

CLK_OUT_SEL

Reserved

SYNC_POL

Reserved

SYNC[2:0]

Access

Reserved

Reset

Reserved

Bit 6, CLK_OUT_SEL—Clock Output Select

The ADA4254 1 MHz master clock is divided down to 125 kHz

internally and is used by the zero drift amplifiers. When the

INT_CLK_OUT bit in Register 0x0C is set to 1, setting

CLK_OUT_SEL to 1 outputs the divided down 125 kHz clock

on GPIO4. Clearing CLK_OUT_SEL to 0 outputs the 1 MHz

master clock on GPIO4.

Bit 4, SYNC_POL—Clock Synchronization Polarity

When an external clock source is provided to the ADA4254,

this bit is used to configure whether the rising or falling edge is

used for synchronization. The synchronization edge is the edge

at which the ADA4254 performs the chopping. Writing a 1 to

this bit synchronizes the ADA4254 to the positive edge of the

provided clock. Writing a 0 synchronizes the ADA4254 to the

negative edge of the provided clock.

Bits[2:0], SYNC[2:0]—Internal Clock Divider Value

When an external clock is provided to the ADA4254, the

SYNC[2:0] bits set the internal clock divider value. If an

external clock is being supplied to the ADA4254, the clock

value must be 1 MHz, or must be divided down by the

ADA4254 to 1 MHz using the clock divider. Table 15 lists the

available divider values.

Table 15. Clock Divider Values

Divider Value

Bits in the SYNC[2:0] Bit Field

SYNC2

SYNC1

SYNC0

÷1

÷2

÷4

÷8

÷16

÷32

Reserved

ADA4254ARUZ-R7 Datasheet(PDF) 44 Page - Analog Devices

ADA4254ARUZ-R7 Datasheet(HTML) 44 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datasheet Download

Link URL