Electronic Components Datasheet Search
  English  ▼

X  

MPC850 Datasheet(PDF) 39 Page - NXP Semiconductors

Part # MPC850
Description  PowerQUICC??Integrated Communications Processor Hardware Specifications
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC850 Datasheet(HTML) 39 Page - NXP Semiconductors

Back Button MPC850 Datasheet HTML 35Page - NXP Semiconductors MPC850 Datasheet HTML 36Page - NXP Semiconductors MPC850 Datasheet HTML 37Page - NXP Semiconductors MPC850 Datasheet HTML 38Page - NXP Semiconductors MPC850 Datasheet HTML 39Page - NXP Semiconductors MPC850 Datasheet HTML 40Page - NXP Semiconductors MPC850 Datasheet HTML 41Page - NXP Semiconductors MPC850 Datasheet HTML 42Page - NXP Semiconductors MPC850 Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 72 page
background image
MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
39
IEEE 1149.1 Electrical Specifications
Figure 33 provides the reset timing for the debug port configuration.
Figure 33. Reset Timing—Debug Port Configuration
7
IEEE 1149.1 Electrical Specifications
Table 12 provides the JTAG timings for the MPC850 as shown in Figure 34 to Figure 37.
Table 12. JTAG Timing
Num
Characteristic
50 MHz
66MHz
80 MHz
Unit
Min
Max
Min
Max
Min
Max
J82
TCK cycle time
100.00
—
100.00
—
100.00
—
ns
J83
TCK clock pulse width measured at 1.5 V
40.00
—
40.00
—
40.00
—
ns
J84
TCK rise and fall times
0.00
10.00
0.00
10.00
0.00
10.00
ns
J85
TMS, TDI data setup time
5.00
—
5.00
—
5.00
—
ns
J86
TMS, TDI data hold time
25.00
—
25.00
—
25.00
—
ns
J87
TCK low to TDO data valid
—
27.00
—
27.00
—
27.00
ns
J88
TCK low to TDO data invalid
0.00
—
0.00
—
0.00
—
ns
J89
TCK low to TDO high impedance
—
20.00
—
20.00
—
20.00
ns
J90
TRST assert time
100.00
—
100.00
—
100.00
—
ns
J91
TRST setup time to TCK low
40.00
—
40.00
—
40.00
—
ns
J92
TCK falling edge to output valid
—
50.00
—
50.00
—
50.00
ns
J93
TCK falling edge to output valid out of high
impedance
—
50.00
—
50.00
—
50.00
ns
J94
TCK falling edge to output high impedance
—
50.00
—
50.00
—
50.00
ns
J95
Boundary scan input valid to TCK rising edge
50.00
—
50.00
—
50.00
—
ns
J96
TCK rising edge to boundary scan input invalid
50.00
—
50.00
—
50.00
—
ns
CLKOUT
SRESET
DSCK, DSDI
R70
R82
R80
R80
R81
R81



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com