Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD2428BCPZ Datasheet(PDF) 14 Page - Analog Devices

Part # AD2428BCPZ
Description  Automotive Audio Bus A2B Transceiver
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD2428BCPZ Datasheet(HTML) 14 Page - Analog Devices

Back Button AD2428BCPZ Datasheet HTML 10Page - Analog Devices AD2428BCPZ Datasheet HTML 11Page - Analog Devices AD2428BCPZ Datasheet HTML 12Page - Analog Devices AD2428BCPZ Datasheet HTML 13Page - Analog Devices AD2428BCPZ Datasheet HTML 14Page - Analog Devices AD2428BCPZ Datasheet HTML 15Page - Analog Devices AD2428BCPZ Datasheet HTML 16Page - Analog Devices AD2428BCPZ Datasheet HTML 17Page - Analog Devices AD2428BCPZ Datasheet HTML 18Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 38 page
background image
Rev. C
|
Page 14 of 38
|
July 2021
AD2420(W)/AD2426(W)/AD2427(W)/AD2428(W)/AD2429(W)
Table 7. I2S Timing
1.8 V
3.3 V
Unit
Parameter
Min
Max
Min
Max
I
2S Slave Timing Requirements (A2B Master)
tBCLKW
BCLK Width
19.5
9.5
ns
tBCLKS
BCLK Period
39.0
19.0
ns
tSIS
1
SYNC Input Setup Before BCLK Sample Edge
2.25
2.25
ns
tSIH
1
SYNC Input Hold After BCLK Sample Edge
2.0
3.0
ns
tRISM
1
DRXn Input Setup Before BCLK Sample Edge
0.5
0.5
ns
tRIHM
1
DRXn Input Hold After BCLK Sample Edge
2.0
1.5
ns
tRISM
1
DRX1 on DTX1 Input Setup Before BCLK Sample Edge
4.0
4.5
ns
tRIHM
1
DRX1 on DTX1 Input Hold After BCLK Sample Edge
0.5
0.5
ns
I
2S Slave Switching Characteristics (A2B Master)
tDODM
2
DTXn Output Delay After BCLK Drive Edge
15.25
12.0
ns
tDOHM
2
DTXn Output Hold After BCLK Drive Edge
3.0
3.0
ns
tDOENM
2
DTXn Data Enable Delay After BCLK Drive Edge
2.0
2.0
ns
tDODIM
2
DTXn Data Disable Delay After BCLK Drive Edge
13.0
8.0
ns
I
2S Master Timing Requirements (A2B Slave)
tRISS
1
DRXn Input Setup Before BCLK Sample Edge
0.0
0.0
ns
tRIHS
1
DRXn Input Hold After BCLK Sample Edge
5.8
2.0
ns
tRISS
1
DRX1 on DTX1 Input Setup Before BCLK Sample Edge
2.5
4.5
ns
tRIHS
1
DRX1 on DTX1 Input Hold After BCLK Sample Edge
2.5
0.5
ns
I
2S Master Switching Characteristics (A2B Slave)
fBCLK
BCLK Output Frequency
3
25.0
50.0
MHz
tBCLKMOJ
BCLK Output Jitter (RMS Cycle to Cycle, fBCLKS = 12.288 MHz)
100
100
ps
tSOL/tSOH
Transmit or Receive BCLK Duty Cycle
0.45
0.550.450.55tBCLK
tSOJ
SYNC Output Jitter (RMS Cycle to Cycle fSYNCM = 48 kHz)
2.2
2.2
ns
tSOD
2
SYNC Output Delay After BCLK Drive Edge
6.5
6.5
ns
tSOHD
2
SYNC Output Hold After BCLK Drive Edge
2.8
4.5
ns
tDODS
2
DTXn Output Delay After BCLK Drive Edge
10.8
9.25
ns
tDOHS
2
DTXn Output Hold After BCLK Drive Edge
5.5
6.0
ns
1 Referenced to sample edge.
2 Referenced to drive edge.
3 When V
IOVDD = 3.3 V, the setup and hold timing at the 50 MHz maximum bit clock rate can be violated when interfacing with other I
2S devices. The timing violations are seen
when the A2B slave node is receiving and A2B master node is transmitting. In these modes, the maximum BCLK frequency of 50 MHz cannot be achieved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com